Abstract. Key words. I. Introduction

Similar documents
Solving Microelectronic Obsolescence Through Die Extraction and Reassembly for Military Systems

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

The Current State of the Art for Managing Electronic Component Obsolescence. Force Technologies Ltd

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

Evaluation of Pb-free BGA Solder Joint Reliability on Ni-based Surface Finishes using Alternative Shear and Pull Metrologies

Fig 1. Typical application for thick film on ceramic substrates (simplified)

Cu-Al intermetallic growth behaviour study under high temperature thermal aging

Rockwell R RF to IF Down Converter

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

Motorola MPA1016FN FPGA

Electroless Nickel / Electroless Palladium / Immersion Gold Process For Multi-Purpose Assembly Technology

EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING. A. Jalar, M. F. Rosle and M. A. A.

THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES. I. V. Kadija J. A. Abys

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Maximum MAX662 12V DC-DC Converter

Oki M A-60J 16Mbit DRAM (EDO)

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Dallas Semicoductor DS80C320 Microcontroller

SGS-Thomson M28C K EEPROM

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Chips Face-up Panelization Approach For Fan-out Packaging

UNIVERSITI MALAYSIA PERLIS. Test 1 Session 2008/2009 Semester I. 6 th August EMT 453 Semiconductor Packaging [ Pembungkusan Semikonduktor ]

UMC UM F-7 2M-Bit SRAM

The Development of a Novel Stacked Package: Package in Package

Cu Bond Wire Reliability and Decapsulation Process

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Quality in Electronic Production has a Name: Viscom. System Overview

Motorola MC68360EM25VC Communication Controller

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

NEC 79VR5000 RISC Microprocessor

Technical Note. Micron Wire-Bonding Techniques. Overview. Wire Bonding Basics. TN-29-24: Micron Wire-Bonding Techniques Overview

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

SGS-Thomson L4990 Controller

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Nanium Overview. Company Presentation

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Working Around the Fluorine Factor in Wire Bond Reliability

DEC SA-110S StrongARM 32-Bit Microprocessor

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

JOINT INDUSTRY STANDARD

Automotive Electronics Council Component Technical Committee

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

VTC VM365830VSJ Pre-Amp

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Recent Advances in Die Attach Film

SGS-Thomson M17C1001 1Mb UVEPROM

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

National Semiconductor LM2672 Simple Switcher Voltage Regulator

NSOP REDUCTION FOR QFN RFIC PACKAGES

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

Innovative MID Plating Solutions

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish

Wafer Level Molded DDFN Package Project Duane Wilcoxen

The Packaging and Reliability Qualification of MEMS Resonator Devices

10 Manor Parkway, Suite C Salem, New Hampshire

Design for Flip-Chip and Chip-Size Package Technology

ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

NSOP Reduction for QFN RFIC Packages

Investigation of the recommended immersion Tin thickness for Pbfree

CONSTRUCTIONAL ANALYSIS FOR QFN STACKED DIE FAILURE IDENTIFICATION. Universiti Kebangsaan Malaysia UKM Bangi,Selangor, Malaysia

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Failure Modes in Wire bonded and Flip Chip Packages

Two Chips Vertical Direction Embedded Miniaturized Package

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

Overpad Metallizations and Probe Challenges

5. Packaging Technologies Trends

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH

The Emergence of High Volume Copper Ball Bonding

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015

Microelectronic Materials. Catalog

Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies

Technology Drivers for Plasma Prior to Wire Bonding

Wire Bonding in Microelectronics

This procedure shall apply to all microcircuit elements and semiconductors as follows:

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC.

TGV and Integrated Electronics

Microelectronic Materials CATALOG

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

00136 A OS B REV DESCRIPTION DATE PREP APPD B /1/05 KS KS VECTRON INTERNATIONAL PROPRIETARY UNSPECIFIED TOLERANCES: N/A SHEET 1 0F 15

Challenges for Embedded Device Technologies for Package Level Integration

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

Lattice isplsi1032e CPLD

Transcription:

Increased High-Temperature Reliability and Package Hardening of Commercial Integrated Circuits (Through Die Extraction, Electroless Nickel/Gold Pad Reconditioning, and Ceramic Re-Assembly) Erick M. Spory Global Circuit Innovations, Inc. 4182 Center Park Drive Colorado Springs, CO 80916 USA Ph: 719-649-0947; Fax: 719-591-7931 Email: Erick.Spory@GCI-Global.com Abstract There is an ever-increasing demand for electronics in higher temperature applications, both in variety and volume. In many cases, the actual integrated circuit within the plastic packaging can support operation at higher temperatures, although the packaging and connectivity is unable to do so. Ultimately, there still remains a significant gap in the volume demand required for high temperature integrated circuit lines to justify support of more expensive ceramic solutions by the original component manufacturer vs. the cheaper, high-volume PEM flows. Global Circuit Innovations, Inc. has developed a manufacturable, costeffective solution to extract the integrated circuit from any plastic encapsulated device and subsequently repackage that device into an identical ceramic footprint, with the ability to maintain high-integrity connectivity to the device and enabling functionality for 1000's of hours at temperatures at 250C and beyond. This process represents a high-value added solution to provide high-temperature integrated circuits for a large spectrum of requirements: low-volume, quick-turn evaluation of integrated circuit prototyping, as well as medium to high-volume production needs for ongoing production needs. Although both die extraction and integrated circuit pad electroless nickel/gold plating have both been performed successfully for many years in the semiconductor industry, Global Circuit Innovations, Inc. has been able to combine the two in a reliable, volume manufacturing flow to satisfy many of the stringent requirements for hightemperature applications. Key words Die Extraction and Re-Packaging, Die Thinning, Die Stacking, UBM Pad Re-Conditioning, High- Temperature Integrated Circuits, High Temperature Hardening of Commercial Die, Electroless Nickel/Gold or Nickel/Palladium Pad Plating I. Introduction Ceramic packaging generally provides a higher reliability semiconductor solution relative to PEM (plastic encapsulated microcircuits) for the same die. Although the demand for ceramic packaged semiconductor product has increased over the recent past due to higher temperature down-hole drilling applications and military program obsolescence requirements, it has not been sufficiently large for OCM s (original component manufacturers) to support the excessive cost in maintaining or developing the relatively low-volume product line demand as compared to the more lucrative high-volume commercial PEM flows. Many semiconductor devices can operate at temperatures in excess of their current plastic packaging maximum specifications of 125C. How well the device functions over the increased substrate s temperature range depends on both the design and process upon which the silicon was originally manufactured, although many high-temperature application customers have the ability to accommodate increased leakage and/or slower clock speeds to compensate 1

for higher ambient temperatures, up to and including 200+C. Package and Re-Assembled Into New Plastic Footprint or Ceramic Package However, because die are not readily available in low volumes due to high minimum order quantities, or within required lead times, die extraction and re-assembly (DER) can support assemblies for these applications by providing the ability to remove any die from its current plastic encapsulation, and in any volume, while also repackaging it into the ceramic equivalent footprint necessary to provide a microcircuit solution for harsher environments. The DER process also provides the added value of working with and producing singulated, known-good die (KGD) as well as added visual inspection capability for counterfeit mitigation. Depending on the application, each extracted die can be thinned down to as little as 75 um while maintaining functionality, for packaging miniaturization requirements. If the final bond intermetallic requires a bonding surface other than aluminum for high-temperature reliability applications, the original gold ball can be removed, followed by a under-bump metallic deposition process (UBM) of electroless nickel/gold or electroless nickel/palladium (ENIG or ENIPG, respectively). In either case, higher volume production of bare die scales extremely well with respect to extraction, original gold ball removal, and, if necessary, subsequent reconditioning of the pads. II. Volume Die Extraction Die extraction is a proven manufacturing procedure which removes the actual silicon chip from the original package so as to make the integrated circuit (IC) available for reassembly into another package footprint, package type (ceramic or plastic), or to maintain it in die form for subsequent thinning and/or multi-chip assembly (see Figures 1a and 1b below). Fig. 1b Extracted Silicon Die Re-Assembled Into MCM Hermetic Package In short, the silicon die can be removed from any plastic or ceramic package without damaging the die and with no change to the electrical performance. The functional, extracted die can then be re-mapped into any footprint of interest (plastic/ceramic package, or hybrid module). This technology has been repeatedly proven to be scalable in high volumes for the general commercial industry, and specifically for high-temperature industrial applications. The chemical and mechanical processes used are no more aggressive than those experienced in the original wafer fabrication. Figures 2a and 2b demonstrate both the cleanliness and controlled processing during extraction to eliminate inadvertent pad etching. Fig. 2a Fig. 2b Extracted Die with Gold Ball Still in Place (Fig. 2a), and Bare Die as Diced from a Manufactured Wafer (Fig. 2b). Aluminum Pad Integrity is Identical for Both. To further illustrate this point, Figure 3 depicts the very clean silicon backside, which is routinely achieved prior to re-assembly. Fig. 1a Silicon Die Extracted From Original Plastic 2

Certain FPGA families contain the identical die, but I/O count and overall capability is dependent on the final bond out of the die. Figure 6 shows the very powerful flexibility that is obtained using the DER process. Fig. 3 Silicon Die Backside Following Extraction III. Die Thinning & Re-Mapping As can be seen in Figure 6, there are four potential re-bond options during the DER process: 1.) Originally non-bonded pads, which remain non-bonded (red), 2.) Originally nonbonded pads, which are newly bonded (green), 3.) Originally bonded pads, which subsequently are not required to be bonded (yellow), and 4.) Originally bonded pads, which are again bonded (purple). Die thinning is an option, which enables low profile packages, or die stacking within a package cavity. The die thickness can be targeted down to 75 um routinely, and in some cases, as thin as 50 um, while maintaining functionality. Figure 4 below depicts the type of equipment typically used for such processes. Fig. 6 Bond Mapping Flexibility with Die Extraction and Re-Assembly (DER) Fig. 4 Die Thinning Equipment Figure 5 demonstrates how the thinned die can be stacked within a package cavity or MCM substrate to achieve higher density packaging, or package miniaturization, if necessary. Fig. 5 Extracted and Thinned Die Following Die Attach and Wire Bonding. In some cases, bond re-mapping is necessary to achieve variations in capability for a given die family. For example, some memory die can be reconfigured in x8, x16, or x32 I/O capability, all dependent on the bonding configuration. In this manner, obsolete die configurations within a given family (memory or FPGA, for example), can be easily recreated if any part within the family is still available. IV. Original Bond Removal and Pad Reconditioning Also Available in Volume Manufacturing Although there currently exist hermetic ceramic assembly flows for extracted product which can vastly increase the high-temperature reliability of extracted product, while retaining the gold ball/aluminum pad bond interface, removal of the original gold bond for subsequent bond pad re-conditioning/plating provides a metallic stack-up which is not sensitive to Kirkendall voiding. Specifically, once the original bond has been removed, the remaining aluminum (or copper) pad can be reconditioned by plating an electroless nickel base, followed by either an electroless gold finish (ENIG) or a palladium/gold finish (ENIPG). 3

Fig. 7 New Pad Metallization Stack-Up Illustration Some of the obvious and less obvious benefits for performing this additional processing include, but are not limited to, the following: 1.) The original bond for the extracted die has been found to either be insufficient or compromised (i.e., bond lifts during subsequent re-assembly bonding) 2.) The end user is unable to accept compound bonding due to assembly constraints (typical in most military assembly flows MIL-STD 883J ). [1] 3.) The end application requires removal of the original gold ball bond on aluminum pad to mitigate and/or eliminate Kirkendall voiding as seen during hightemperature applications.[2] Figures 8 12 provide Scanning Electron Microscope (SEM) imagery to show the progression of a die as seen initially following conventional DER processing (through wire dressing/removal), following gold ball bond removal, after UBM aluminum pad reconditioning, and finally after final bonding of the finished die. Fig. 9 Die Following Gold Ball Removal Fig. 10 Die Following Pad Reconditioning with ENIG UBM Processing. Fig. 11 Optical Photo of Die Following Ni/Au Electroless Pad Re-Conditioning (Gold Finish) Fig. 8 Extracted Die Following Wire Dressing Fig. 12 SEM Cross-Section and Top-Down Images of Subsequent Bond Following Pad Re-Conditioning. 4

Fig. 14 250C Accelerated Life Test Data [1 mil Gold Wire on Re-Conditioned Pad - Bond Pull (g) vs. Time] Fig. 13 Cross-Section of Pad Re-Plating with Electroless Nickel and Palladium. All Measurements are 40% larger than Posted due to Oblique Angle. Under careful process control, the final bonding on a reconditioned pad is not only more consistent (lower standard deviation as a percentage of average bond pull strength), but also of higher bond pull strength in general [3,4]. The following data* is taken directly from testing performed on identical devices before and after gold ball removal/pad reconditioning (ENIG): Avg. Bond Std. Mean- Pull Strength Dev. 3 SD Device as Received: 7.154g 1.03g 4.06g Device After Pad Re-Conditioning: T=0 13.302g 1.52g 8.74g T=168 (250C) 12.650g 1.255g 8.89g T=1000 (250C) 11.540g 0.897g 8.50g T=2000 (250C) 10.913g 0.755g 8.65g *Data Reflects 16 Points Each Table 1 Bond Pull Strengths (Mean - 3D) for OCM Die and GCI Pad Re-Conditioned Die. Thus, with optimization and controlled processing, average bond pull strengths can be increased, while also increasing the consistency, ultimately providing for a higher quality bonded device. Nominal breaking force of Gold 0.001 wire is 10 14 grams. [5] V. Conclusion Die extraction and re-assembly (DER) can be performed in a controlled manufacturing environment to not only readily produce bare die, but also allow for subsequent die thinning and UBM pad processing, ultimately providing superior solutions for prototype development, device miniaturization, resolving integrated circuit obsolescence, and enabling high-temperature packaging performance for down-hole applications. Each of the processes involved with the associated technology is sufficiently scalable to provide economical solutions to commercial, industrial, and military demands/requirements with high-yield/high-volume manufacturing economically achievable. Acknowledgment Special acknowledgment is made to Timothy Barry of Global Circuit Innovations, Inc. for providing the bulk of the effort required to obtain the photos and data referenced in this paper. References [1] JEDEC Global Standards for the Microelectronics Industry, http://www.jedec.org/standardsdocuments/results/taxonomy%3a3333 [2] George G. Harman, Wire Bonding in Microelectronics: Materials, Processes, Reliability, and Yield, McGraw-Hill, 1997, pp. 122 125. [3] R. Wayne Johnson, M. Palmer, M. J. Bozack and T. Isaac-Smith, "Thermosonic Gold Wire Bonding to Laminate Substrates with Palladium Surface Finishes," IEEE Transactions on Electronics Packaging Manufacturing 22 (1999) [4] Kuldip Johal, Sven Lamprecht and Hugh Roberts, "Electroless Nickel / Electroless Palladium / Immersion Gold Plating Process for Gold and Aluminum-Wire Bonding Designed for High-Temperature Applications", Atotech Deutschland GmbH, Berlin, Germany Atotech USA Inc., Rock Hill, SC, USA 5

[5] Kulicke and Soffa; AW-14 Gold Bonding Wire for Universal Use: http://neu.aeroweb.net/weblog/wpcontent/uploads/2010/01/aw14_datasheet1.pdf 6