Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection

Similar documents
PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Document version 1.1 September 2012

CyMOS process Spring 2016 Iowa State University

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

EE 432 CyMOS process PWELL Photolithography and Diffusion Feb. 23th 2017

Czochralski Crystal Growth

Instructor: Dr. M. Razaghi. Silicon Oxidation

Lab 2: PWELL Lithography and Diffusion

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Chapter 2 Manufacturing Process

Why silicon? Silicon oxide

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

Report 2. Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao. Steps:

Isolation Technology. Dr. Lynn Fuller

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Semiconductor Technology

Silicon Wafer Processing PAKAGING AND TEST

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Chapter 3 Silicon Device Fabrication Technology

Microelectronic Device Instructional Laboratory. Table of Contents

EE 432/532 CyMOS process PWELL Lithography & Diffusion Feb 24, 2016

Fabrication Technology

Chapter 5 Thermal Processes

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Chapter 3 CMOS processing technology

Saint-Gobain Ceramics Product Offering

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

The Physical Structure (NMOS)

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

Oxidation SMT Yau - 1

PY2N20 Material Properties and Phase Diagrams

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Oxide Growth. 1. Introduction

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Doping and Oxidation

Chapter 2 Crystal Growth and Wafer Preparation

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Fabrication and Layout

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Lecture 22: Integrated circuit fabrication

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

VLSI Design and Simulation

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Chapter 2 MOS Fabrication Technology

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

Provide a silicon substrate with a layer of pad oxide and a nitride mask

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

EE432/532 CYMOS PROCESS PWELL LITHOGRAPHY AND DIFFUSION

Section 4: Thermal Oxidation. Jaeger Chapter 3

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

EE 330 Lecture 9. IC Fabrication Technology Part 2

MICROCHIP MANUFACTURING by S. Wolf

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION

ABSTRACT. CASTRO, SUSANA PATRICIA. Characterization of the Boron Doping Process Using Boron Nitride Solid Source Diffusion

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Crystal Growth and Wafer Fabrication. K.Sivasankaran, Assistant Professor (Senior), VLSI Division, School of Electronics Engineering, VIT

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

INTEGRATED-CIRCUIT TECHNOLOGY

CHAPTER 8: Diffusion. Chapter 8

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

MOS Front-End. Field effect transistor

Test Patterns for Chemical Mechanical Polish Characterization

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

THERMAL OXIDATION - Chapter 6 Basic Concepts

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Department of Electrical Engineering. Jungli, Taiwan

Abstract. Introduction

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Lecture 0: Introduction

Thermal Evaporation. Theory

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Edinburgh Microfabrication Facility, University of Edinburgh.

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Lecture 1A: Manufacturing& Layout

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

EE 432/532 Field oxide CyMOS process Jan. 24, 2017

CMOS FABRICATION. n WELL PROCESS

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

Chapter 5. UEEP2613 Microelectronic Fabrication. Diffusion

Oxidation of Silicon

the surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer

Mostafa Soliman, Ph.D. May 5 th 2014

2. High Efficiency Crystalline Si Solar Cells

Transcription:

Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection Technical Bulletin The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because the effects associated with the hydrogen injection process. These effects are 1) improved uniformity across the wafer, across the run and run to run; 2) control of defects such as oxidation induced stacking faults and point defects simultaneous to the deposition process. The successful implementation of the hydrogen injection process has been shown to produce higher yields than other methods of boron deposition, helping to improve process cost effectiveness. PDS Products BN-975 wafers with hydrogen injection also offer flexible applicability that can produce sheet resistivities of more than 500 Ω/ to less than 10 Ω/. Temperature Range High Temperature Processing (>975 o C): PDS Products BN-975 with two-step hydrogen injection offer flexible applicability for process temperatures of more than 975 C. The two- step hydrogen injection process can be used for deep isolation diffusions, bases for power transistors, bases for linear polar devices and other applications. It allows one set of sources to be used for all boron processes, regardless of temperature. Process Outline for High Temperature BN-975 2-Step H 2 Injection Step Ambient Time Function Recovery Source N 2 /O 2 50%/50% Add H 2 1-4% Vol Room 15 Min. 1-4 Min, 30 min. (20 Min. Preferred) Soak N 2 (100%) Variable Deglaze 10:1 HF 2 Min Low Temperature Oxidation (LTO) 100% O 2 20 Min. Thermal Equilibrium Thin Oxide Growth Dopant Glass Separate Si Wafers to Quartz Boat for High Temperature Soak Defect Control Resistivity Target Remove Unreduced Glass Remove Si-B Layer and defects. Figure 1. Process Cycle for High Temperature BN-975 2-Step H 2 Injection Advantages of PDS Products Extreme flexibility that allows application to many device structures, thereby eliminating capital expense in device conversion. Improved yields by gettering oxidation induced stacking faults and improved uniformity across the wafer, across a run and from run-to-run. Precision chemical principles make for predictability and repeatability through the controlled introduction of moisture in the diffusion tube, even at temperatures as low as 750 C. Moisture modulation of the vapor pressure of the B 2 O 3 - HBO 2 system causes a rapid flux of gas, creating excellent uniformity and allowing a damage control mechanism to be established simultaneous to the deposition process. Successful application of the PDS hydrogen injection process throughout the semiconductor industry. A trained staff is maintained to assist in all technical needs and support.

Low Temperature Processing (<975 o C): The hydrogen injection process at low temperatures can be used for shallow structures such as bases for high-speed high-density bipolar devices, MOS source-drain and CMOS p-well applications. Similarly, this process can also be used for deep isolation diffusions, bases for power transistors, and bases for linear bipolar devices, guard rings, channel stops and other applications. Process Outline for Low Temperature BN-975 Single Step H2 Injection Step Ambient Time Function Recovery N 2 /O 2 50%/50% 15 Min. Thermal Equilibrium Thin Oxide Growth Source Add H2 1-4% Vol. 1-4 Min, Dopant Glass Soak N 2 (100%) Variable Deglaze 10:1 HF 2 Min Defect Control Resistivity Target Remove Unreduced Glass Low Temperature Oxidation (LTO) 100% O 2 20 Min. Remove Si-B Layer and defects. Figure 2. Process Cycle for Low Temperature BN:H 2 2-Step Injection Processing Outline Push in and Recovery During the recovery step, source boats stacked with BN-975 wafers and silicon wafers are pushed into a diffusion tube. The tube is then allowed to establish ambient equilibrium. This step is generally performed in an ambient of 50% N 2 and 50% O 2 at 750 C-850 C. Typical total flow rates are 6 10 slpm, depending on the combination of source wafer and process tube diameters used. The N 2 /O 2 ambient during the recovery step grows a thin layer of SiO 2 in the mask window regions. This thin layer of SiO 2 masks B 2 O 3 diffusion during the push in cycle, thus minimizing or eliminating the sheet resistivity gradients due to the first wafer in being the last wafer out.

Sourcing The function of the sourcing step is to rapidly transfer dopant glass from the BN-975 wafer surface to the surface of the silicon wafer. This is accomplished by the controlled injection of up to but no greater than 5% (by volume) H 2 gas into the N 2 /O 2 diffusion tube ambient. Good safety practice is to inject the H 2 into a heated process tube (above 750 o C) and in the presence of excess O 2 to ensure all the H 2 is consumed to form water vapor. The introduction of hydrogen into the diffusion tube causes a hydration reaction converting B 2 O 3 in to HBO 2 (metaboric acid) at essentially the same instant throughout the diffusion tube. The hydrogen gas flow is maintained between 1 min. and 4 min. depending on how much dopant glass is desired. During the sourcing step, an extremely rapid glass transfer occurs due to the higher partial pressure of the HBO 2 species as compared to the pressure of B 2 O 3. There is sufficient pressure of HBO 2 to allow transfer as low as 750 C. A typical hydrogen injection cycle will produce 500-1000 Å of soluble HBO 2 dopant glass with only one min. of H 2 injection and 4% hydrogen. This rapid flux of dopant glass initiates the damage and defect control mechanism. At the end of the source step, both H 2 and O 2 are shut off. Nitrogen flow is increased to equal the total flow during the recovery step. Gas control panels are available from several manufacturers specifically for the hydrogen injection process. Mass flow controllers are also available that allow for constant flow starts. Constant flow is absolutely imperative in order to avoid the problems associated with hard starts (the buildup of pressure in the gas line in which a large amount of gas is initially released until the mass flow controller reacts) or soft starts (associated with older gas control units that allow only a gradual rise of gas flow that prevents full flow from being reached only during the last few seconds of the one min. H 2 injection cycle, and not the necessary full duration). Forming gas, a mixture if N 2 /H 2 may be used as an alternative to 100% H 2 gas. During sourcing, the nitrogen gas flow must be reduced by the amount of N 2 gas contributed by the foaming gas so that the N 2 /O 2 ratio during sourcing remains 1:1. The forming gas flow should be at a level in which H 2 volume is less than 4% of the total flow. In other words, all levels must be correlative to those present in regulated H 2 use. Regardless of the method of hydrogen injection chosen, it is important that gas flows are accurate and reproducible and that H 2 volume percent levels are below 4% of the total N 2 / O 2 ratio and in excess O 2. After sourcing, a 10 min. N 2 purge may be performed to remove latent moisture before proceeding to the next process step. Figure 3. Partial Pressures of the B 2 O 3 / H 2 O System

Soak During the soak step, the dopant glass which is uniformly coating the silicon wafers undergoes a reduction reaction in the ambient which results in the formation of a thin insoluble layer of silicon-boride, Si-B, at the silicon surface. The Si-B layer serves traps crystal damage at the silicon/ SiB interface through a strong gettering action. In essence, the function of the soak step is to control damage while obtaining the targeted sheet resistivity. High Temperature Soak Step: The soak step is initiated by the separation of the silicon wafers from the BN wafers by transferring the silicon to another carrier for the subsequent high temperature (975 C+) soak step. The time between when the boat is pulled and when the silicon wafers are pushed into the soak furnace should be kept to less than 30 min. (ideally, less than 20 min.). By not exposing the BN-975 wafers to higher temperatures, the sources can be expected to have longer lifetimes. Consequently, this type of processing allows increased flexibility as the BN boat may then be used in another deposition process in a different tube while the first silicon lot is undergoing soak. One set of sources can be used for all boron processes, regardless of temperature. Pushing the silicon wafers coated with B 2 O 3 glass into a furnace tube in which the N 2 flow rate has been adjusted to a rate equal to that of the combined N 2 and O 2 flow rates during the previous recovery and sourcing cycles. Once the desired rate has been achieved, ramp to the soak temperature and soak until the desired resistivity is obtained (see Figure 4A). Figure 4A. Sheet Resistance vs. Soak Time for High Temperature Applications

Low Temperature Soak Step: The soak step is initiated by turning off the H 2 and O 2 gas flows at the end of the sourcing step, adjusting the N 2 flow rate to a rate equal to that of the combined flow rates of the N 2 and O 2 during the previous recovery and sourcing cycles. Once the desired rate has been achieved, ramp to the soak temperature and soak until the desired resistivity is obtained (see Figure 4B). Figure 4B. Sheet Resistance vs. Soak Time For Low Temperature Applications Saint-Gobain Ceramics Boron Nitride Products 168 Creekside Drive Amherst, NY 14228-2027 Telephone (Toll Free): 1-877-691-2001 Fax: (716) 691-2090 www.bn.saint-gobain.com The information, recommendations and opinions set forth herein are offered solely for your consideration, inquiry and verification and are not, in part or total, to be construed as constituting a warranty or representation for which we assume legal responsibility. Nothing contained herein is to be interpreted as authorization to practice a patented invention without a license. To obtain the best results, it is recommended that the soak cycle be at least 30 min. in length to allow sufficient time for the damage control mechanism to take place and to minimize resistance variation caused by inconsistent pull cycles in furnace unloading. Upon completion of the soak cycle, it is recommended that the furnace be ramped down before pulling the wafers. The use of a controlled environment such as a white elephant or a tube extension is beneficial where available as it allows cooling of the wafers under a controlled, moisture- free ambient. This retards the hydration of the un-reacted B 2 O 3, which appears as hazing on the surface of the silicon wafers. It is recommended that the time between pulling the wafers and the first deglaze step be less than 30 min. Low Temperature Oxidation (LTO) The function of the LTO step is to oxidize the Si-B layer and a thin layer of Si below it. Oxidizing this thin Si layer will immobilize most of the crystal defects in the oxide. A steam or O 2 ambient is typically used to cause the rapid oxidation of the Si-B layer and it s silicon interface region before harmful propagation of the defects into the silicon can occur. See LTO Technical Bulletin for additional information. PDS is a registered trademark of Saint-Gobain Advanced Ceramics. 2002 Saint-Gobain Advanced Ceramics All Rights Reserved. Effective 9/02 Printed in the USA. Document # bnpdsbulletin02 Rev.A