BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak

Similar documents
Selection and Application of Board Level Underfill Materials

Flip Chip - Integrated In A Standard SMT Process

ROOM TEMPERATURE FAST FLOW REWORKABLE UNDERFILL FOR LGA

3D-WLCSP Package Technology: Processing and Reliability Characterization

Lead Free Solder for Flip Chip

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

Failure Modes in Wire bonded and Flip Chip Packages

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY

Material based challenge and study of 2.1, 2.5 and 3D integration

Wafer Level Molded DDFN Package Project Duane Wilcoxen

Recent Advances in Die Attach Film

Bob Willis Process Guides

Plasma for Underfill Process in Flip Chip Packaging

This presentation is courtesy of

Chapter 14. Designing with FineLine BGA Packages

IPC -7095C Design and Assembly Process Implementation For BGAs

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Journal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA)

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

Assembly and Rework of Lead Free Package on Package Technology By: Raymond G. Clark and Joseph D. Poole TT Electronics - IMS Perry, Ohio

Henkel Enabling Materials for Semiconductor and Sensor Assembly. TechLOUNGE, 14 November 2017

GORE SMT EMI Gaskets and Grounding Pads

GORE SMT EMI Gaskets and Grounding Pads

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.

TECHNOLOGIES FOR APPLYING FLUIDS IN SEMICONDUCTOR PACKAGING

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

Mechanical Behavior of Flip Chip Packages under Thermal Loading

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

14. Designing with FineLine BGA Packages

Selective Flux Jetting Plays Key Role In the Optimization of Process Results For Advanced Packaging Applications

Polymer Materials The Empowerment of Flip Chips

Manufacturing and Reliability Modelling

Solder joint reliability of plastic ball grid array with solder bumped flip chip

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

Challenges in Material Applications for SiP

Molding materials performances experimental study for the 3D interposer scheme

Flip Chip Challenges

23 rd ASEMEP National Technical Symposium

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D.

Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*

Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

S/C Packaging Assembly Challenges Using Organic Substrate Technology

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

JOINT INDUSTRY STANDARD

Flip Chip Assembly is as Easy as 1, 2, 3

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

ECE414/514 Electronics Packaging Spring 2012 Lecture 2. Lecture Objectives

Anti-collapse Reflow Encapsulant Technology for FCOF. IMAPS Flip-Chip 2003, Austin TX

Assembly and Rework of Lead-Free PoP Technology

High Reliable Non-Conductive Adhesives for Flip Chip CSP Applications

Qualification of Thin Form Factor PWBs for Handset Assembly

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Chips Face-up Panelization Approach For Fan-out Packaging

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

Microelectronic Materials CATALOG

5. Packaging Technologies Trends

Sherlock 4.0 and Printed Circuit Boards

Solder joint reliability of cavity-down plastic ball grid array assemblies

Gap Filler Liquid Dispensed Materials

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages

Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs

Tombstoning, Beading & Ultra-Fine Pitch Issues. Harry Trip Cobar Europe BV, Holland

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Packaging Effect on Reliability for Cu/Low k Damascene Structures*

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Cree EZ-p LED Chips Handling and Packaging Recommendations

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES

Accurate Predictions of Flip Chip BGA Warpage

Application of Spacer Filled Silicone Die Adhesive in Stacked Chip Technology

Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System

Reliability of Lead-Free Solder Connections for Area-Array Packages

Qualification and Performance Specification for Flexible Printed Boards

Microelectronic Materials. Catalog

QFN PACKAGES. Introduction to the QFN. Varieties offered for PC Audio Codecs. Board design APPLICATION NOTE. 32-pin leadless package

Board Assembly Roadmap

1/2W, 0805 Low Resistance Chip Resistor (Lead / Halogen free)

PEC (Printed Electronic Circuit) process for LED interconnection

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings.

AlSiC for Optoelectronic Thermal Management and Packaging Designs

CSP Die Shrink Solution for Memory Devices

Die Attach Film Performance in 3D QFN Stacked Die.

A NOVEL HIGH THERMAL CONDUCTIVE UNDERFILL FOR FLIP CHIP APPLICATION

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen

Effects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly. Sandeep Tonapi 1 Doctoral Candidate

Transcription:

BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak

NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing Underfill for Direct Chip Attach Develop new materials and technology needed to allow existing integrated-circuit fabrication facilities using conventional surface mount technology to handle new "direct chip attach" components, enabling more efficient production of these high-performance devices. Sponsor: Motorola, Inc. 1301 East Algonquin Road Schaumburg, IL 60196 Project Performance Period: 4/9/1999-10/8/2003 Principal Investigator Janice Danvir Active Project Participants o Auburn University (Auburn, AL) o Loctite Corporation (Rocky Hill, CT) ATP Project Manager Francis Barros, (301) 975-2617 francis.barros@nist.gov Inserted from <http://jazz.nist.gov/atpcf/prjbriefs/prjbrief.cfm?projectnumber=98-06-0008>

The Development / Transfer Process Motorola Labs Gap Assessment Benchmarking Technology Development Tech Transfer Business Validation Ramp to Production

BGA/CSP Package Risk Flip Chip Primary concern is CTE mismatch Mitigate difference between silicon and laminate Thermal cycling Full, void-free coverage Packages Primary concerns are drop and bend Mechanical Reinforcement Full coverage not required

The Manufacturability Issues Capillary dispense underfill is a difficult process for an SMT factory Extra Equipment / Floor Space Cycle Time Material Storage Material Handling Clean-up Rework

Underfill Alternatives No underfill still preferred Design solutions to mitigate bend Alternatives Circa 2000 Post reflow capillary flow Applied flip chip underfills as immediate solution Pre-reflow corner dots Easier dispensing, cure in reflow (no cure oven) Lower material usage Pre-apply underfill to package Film or B-stage liquid Supplier-dependent

The Alternatives Present (eg: Henkel*) No-Flow Underfill Epoxy Flux (dipped) Corner Bond Post-Reflow Edge Bond *Courtesy of Dr. Brian Tolleno,Director Technical Service, Henkel

The Solution Underfill that is compatible with SMT processing Solid film underfill for pick and place Fits in typical process with no additional equipment / floor space requirements Leverages best expertise of SMT process engineers Auto-Placed Underfilm

Auto-Placed Underfilm Development 1. Establish feasibility 2. Establish manufacturability Consider mechanism Consider and control potential variables Address supply logistics Remove objections and drive implementation 3. Establish reliability Packaging mechanics must be sound Testing as confirmation

Manufacturability Considerations Placement Self-supporting film Picking from tape Placement accuracy Staying in place Reflow Melting point / range of material Wetting board and package substrate Possible interference with solder joint formation, self-centering Solidify Fillet Adhesion Reworkability

Tack pads Must stay in place Tacky film surface would hamper picking Small dots of paste hold piece in place

Dimensional Tolerances - Thickness Too Thin Too Thick Film is not self-supporting Bumps cannot contact paste Insufficient material to form a fillet Lifts package upon melt

Dimensional Tolerances - Thickness Most influential on fillet volume Large variation in as-received material, +/- 20%

Thickness Conclusions Minimum thickness needed for stiffness Excess material forms fillet Thickness variation found to not impact manufacturability Solder wetting force > Upward force of film wetting force of solder buoyant force of underfill

Dimensional Tolerances - Width L(b)=length from bumps L(ov)=overlap length L(p)= length past part keepout adjacent component allowable film width: placement accuracy + cutting width tolerance Package clearance and keep-out Placement tolerance Cutting Method, tooling Material utilization Process efficiency

Width Conclusions Modeling shows strength sensitive to width Wide for reliability, narrow for layout Target best possible tolerance Excess material interferes with adjacent parts Film melt encroaching on solder found not to interfere with joint formation paste dependent Laser cutting Tolerance < +/- 1 mil Narrower widths possible Better material utilization No tooling

Dimensional Tolerances - Length L Modeling shows strength least sensitive to length Allow gap for flux escape

Reflow Softening begins at 160 o C Flows and bonds To PCB - multiple solder masks tested To package as collapse occurs Flux protects solder joints

Manufacturability Summary Underfill film pieces can be supplied with correct dimensional tolerances Pieces can be loaded in tape and reel packaging Pieces can be picked and placed using automated SMT equipment Underfill melts, bonds and solidifies in reflow Underfill of choice for mobile devices

Package mechanics During assembly process During thermocycling Vertical Horizontal shear and bending During mechanical loading Static pressing keys Dynamic impact /drop directions vibrations

Package Mechanics During assembly process All vectors shown symbolize forces acting on the package Solder solidifies as underfilm shrinks (higher CTE) Underfilm pulls package down more than solder Solder in compression Underfilm in tension, adhesion a concern Area of bumps : area of underfill Time behavior of underfilm Stress dissipates over time (creep)

Package Mechanics During thermal cycling heating / cooling from reference temperature. Vertical plane Underfilm expands more than solder Driving force: CTE mismatch between solder and underfill; for example in the picture: solder in tension due to CTE mismatch (CTE solder =21*10-6 / o C ; CTE underfilm =153*10-6 / o C ) Modulus ( E solder =31GPa ; E underfilm =8MPa) Proportion of relative areas Reaches equilibrium below delamination or cohesive failure for typical packages

Package Mechanics During thermal cycling heating / cooling from reference temperature. Horizontal plane Driving force CTE mismatch between package and substrate. Package and substrate bows. This may contribute to additional vertical stresses Shear stresses greatest at corner bumps

Package Mechanics During mechanical loading (static, dynamic) Static Pressing keys resulting in bending substrate Dynamic Drop in plane of substrate shear stress in attachment Inertia of package a decisive factor Underfill takes part of the load relieves solder joints

Package Mechanics Dynamic (continued) Drop in plane perpendicular to plane of the substrate resulting in bending of the substrate Important are: Inertia of substrate and components Stiffness and supports of substrate Attachment of component to substrate in that solder joints and underfill joints

Package Mechanics Deformation, displacement and forces transferred to package Through solder bumps and underfill / underfilm Usually bumps and underfill are in complex state of stress tension or compression and shear In most cases (except pure vertical thermocycling) underfill reduces stress in solder bumps Modulus of underfill is strain rate dependent (advantage of this viscoelastic behavior) Stiffer in high e rate (drop, fast vibrations) Softer in slow e rates (static loads, slow vibrations)

Performance example from Henkel Corporation

Material Properties

Package mechanics conclusions Package mechanics considerations and analysis lead to better understanding of underfill / underfilm functionality, and interrelation of all important design parameters. It shows that when these parameters are properly chosen the solution described improves attachment strength and robustness

Acknowledgements Katherine Devanie Guoshu Song Jing Qi Tony Gallagher Lane Brown Mike Johnson