AVS CMP Users Group Meeting

Similar documents
Evolution and Revolution of Cerium Oxide Slurries in CMP

The History & Future of

Czochralski Crystal Growth

A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Effect of Feature Dimensions/Spacing and Dielectric Thickness on CMP Process Performance

Advanced STI CMP Solutions for New Device Technologies

Key Factors that Influence Step Height Reduction Efficiency and Defectivity during Metal CMP

Almost Complete Removal of Sub-90 nm Ceria Particles from Silicon Dioxide Surfaces Jihoon Seo, Akshay Gowda, and S.V. Babu

CMP Solutions for the Integration of High-K Metal Gate Technologies

OXIDE STOP-IN-FILM CMP: NEW CHALLENGES FOR THE NEXT GENERATION MEMORY DEVICES. Andrey Zagrebelny, Sony Varghese, Andrew Carswell

Review of CMOS Processing Technology

Isolation of elements

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Abstract. Introduction CMP FILTER CHARACTERIZATION WITH LEADING SLURRY PARTICLES. Authors: Yi-Wei Lu, Bob Shie, Steven Hsiao, H.J.

2009 Market Slurries and Particles in CMP & a Bit Beyond

Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP

(12) United States Patent (10) Patent No.: US 6,670,279 B1

CMP COST ISSUES & IMPACT ON CONSUMABLES FOR MEMORY AND LOGIC

Haiyan Li 1*, Akira Endou 2, Annette Schaper 1, Todd Eck 1, Toshio Shinoda 2, Anne Miller 1*

Integration Issues with Cu CMP

Chemical Mechanical Planarization

Enabling Low Defectivity Solutions Through Co- Development of CMP Slurries and Cleaning Solutions for Cobalt Interconnect Applications

Role of amino-acid adsorption on Silica and Silicon Nitride surfaces

Abstract. Introduction FILTRATION CHARACTERISTICS OF CMP SLURRIES. Author: Rakesh K. Singh, Ph.D., P.E., M.B.A.

Chapter 2 Manufacturing Process

Copper Interconnect Technology

1.1 Background Cu Dual Damascene Process and Cu-CMP

SLURRY FORMULATION OPTIONS

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING

4th Annual SFR Workshop, Nov. 14, 2001

New Applications of CMP for Non-Traditional Semiconductor Manufacturing. Robert L. Rhoades, Ph.D. Entrepix, Inc.

CMPUG June 5, Lily Yao, Bob Small,Ph.D, KZ Kadowaki, Srini Raghavan, University of Arizona

NCAVS CMPUG Meeting July 16, 2009

Post Cleaning Chemical of Tungsten Chemical Mechanical Planarization for Memory Devices. Jun Yong Kim Cleaning/CMP Technology

INTEGRATED-CIRCUIT TECHNOLOGY

Test Patterns for Chemical Mechanical Polish Characterization

9/4/2008 GMU, ECE 680 Physical VLSI Design

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

The ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010

IMPACT Seminar. Title: Past, present, and future of CMP Faculty: David Dornfeld Department: Mechanical Engineering University: Berkeley IMPACT

Post-CMP Cleaning: Interaction between Particles and Surfaces

Feature-level Compensation & Control. CMP September 15, 2005 A UC Discovery Project

Cu CMP: Macro-scale Manufacturing for Nano-scale Quality Requirements

Manufacturing Process

CMOS Manufacturing Process

A Novel Retaining Ring in Advanced Polishing Head Design for Significantly Improved CMP Performance

Evaluation of Copper CMP Process Characterization Wafers

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Manufacturing Technologies for MEMS and SMART SENSORS

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Lect. 2: Basics of Si Technology

EE 330 Lecture 9. IC Fabrication Technology Part 2

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

CMP Process Development for Shallow Trench Isolation (STI)

Origin of high oxide to nitride polishing selectivity of ceria-based slurry in the presence of picolinic acid

Research Activities on Defect Improvement of CMP Process in 1x nm Foundry Device

Lecture #18 Fabrication OUTLINE

CMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance

Intel Pentium Processor W/MMX

Oxidation SMT Yau - 1

MEMS Devices. Fraunhofer Institute for Silicon Technology ISIT. Itzehoe, Germa. any

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Notable Trends in CMP: Past, Present and Future

Motorola PC603R Microprocessor

Lecture 22: Integrated circuit fabrication

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

CMP Process Development Techniques for New Materials. Robert L. Rhoades, Ph.D. ECS 213 th Meeting (Phoenix, AZ) May 19-21, 2008

New Applications of Chemical Mechanical Planarization

Radiation Tolerant Isolation Technology

Technology process. It s very small world. Electronics and Microelectronics AE4B34EM. Why is the integration so beneficial?

Chapter 3 CMOS processing technology

Altera EPM7128SQC EPLD

CMP MARKETS & VALUE CHAIN PERSPECTIVES

Manufacturing Process

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

Process Improvement Projects May 2006 Dr. Lynn Fuller

VTC VM365830VSJ Pre-Amp

Chapter 3 Silicon Device Fabrication Technology

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

SKW Wafer Product List

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

Rockwell R RF to IF Down Converter

High Performance, Ceria Post-CMP Cleaning Formulations for STI/ILD Dielectric Substrates

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Isolation Technology. Dr. Lynn Fuller

CMP Defects and Evolution of PCMP Cleans

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Manufacturing Process

Lattice 3256A-90LM PLD

United States Patent (19)

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Fairchild Semiconductor Application Note June 1983 Revised March 2003

ECE321 Electronics I

CMOS Manufacturing process. Design rule set

CMP Scratches; Their Detection and Analysis on Root Causes

Transcription:

AVS CMP Users Group Meeting High Selectivity Ceria Slurry for Next Generation STI CMP Processes Nate D. Urban 4/07/2016

Outline Introduction to Ferro Shallow trench isolation (STI) Silicon nitride passivation Ceria polishing mechanism Next generation STI slurries 2

Ferro Overview Founded 1919 as Ferro Enameling Company in Cleveland, Ohio USA Worldwide leader in production of glass enamels, porcelain enamels, ceramic tile coatings Nearly 4,000 associates working in 26 countries 2015 sales of $1.1 billion Approaching centennial as a growing innovator of glass-based coatings and color solutions 3

Ferro s Core Technologies Particle engineering Color and glass science Surface chemistry and surface application Formulation 4

Penn Yan Site Located on 63 Acres Lake Frontage of 1100 feet 320,000 Ft 2 Under Roof Global R&D Center: Dielectrics and Surface Technologies Customer Service Center for: Cleveland, OH Vista, California Penn Yan, NY 5

Penn Yan Products Manufacturer of ceramic powders and slurries Dielectrics High purity engineered powders and formulations for the multi-layer ceramic capacitor (MLCC) industry Surface Finishing Material Zirconia, ceria and alumina based powder and slurry formulations for the LCD glass, glass ceramic hard disk, flat glass, cover glass, precision glass, sapphire, plastic lens, metals and automotive polishing applications CMP Ceria based powders and formulations used in semiconductor applications 6

Shallow Trench Isolation (STI) Silicon dioxide (SiO 2 ) dielectric used to fill trenches in Si substrate in order to electrically isolate the transistors of an integrated circuit Deposited SiO 2 SiN SiN Fill Si CMP Si STI slurry is required to planarize the deposited SiO 2 then stop on an underlying layer of silicon nitride (SiN) 7 First CMP process needed in IC fabrication

STI Slurry Challenges Nitride Erosion SiO 2 SiN Dishing Si CMP Si Wide trench = large dishing Narrow nitride = large nitride loss Low pattern density: Wide trench + narrow nitride = large dishing + large nitride loss 8 High (oxide:nitride) selectivity is critical!

STI Slurry Formulation Overview Ceria particles Abrasive particle needed for material removal Suppressant Amine-based chemistry for passivation of SiN surface 9 Other additives Accelerants to boost SiO 2 removal rate Dispersants to stabilize particle Rheology modifiers Biocides to promote long slurry shelf life

Mechanism of SiN Passivation Without suppressant With amine suppressant 10

SiN Passivation Model Nitride Passivation Minimal Dishing SiO 2 SiN SiN SiO 2 Si CMP Si Nitride loss is minimal following formation of passivation layer High planarization efficiency with long over-polish window Dishing and erosion minimized 11

Ferro s Historical STI Slurries 1 st Gen STI Slurry 2 nd Gen STI Slurry Dmean (nm) D0 (nm) LPC s > 0.5 um % Ceria HDP Removal Rate (A/min.) Nitride Removal Rate (A/min) 145 450 500,000 4 2000 <20 A/min. 145 450 450,000 4 2700 <20 A/min. SiN passivation chemistry accomplishes high selectivity 12

New Device Requirements As devices get smaller and more complex, the demands on the STI slurries that enable their construction increase: Defects - Continuous push for reduction in defects - Large particle count (LPC) control has been demonstrated to be key 13

How do we get there? 1. Fundamental understanding of ceria polishing 2. Reduction of particle size and LPC s 14

Ceria Polishing Mechanism: Surface Chemical Action As opposed to other abrasive types, ceria has a large surface chemical action during oxide polishing Polishing Action Studies have shown that Ce 3+ sites on the surface of ceria particles are critical for SiO 2 removal rate Veera Dandu (Clarkson thesis, also presented at 17 th Annual International Symposium on Chemical Mechanical Planarization, August 12 th -15 th, 2012, Lake Placid, NY) 15

Cerium (III) Stabilization Ferro has developed an additive package that stabilizes the Ce 3+ on the surface of the ceria, leading to a higher population of Ce 3+ sites and the subsequent acceleration of SiO 2 removal rates Additive is stable in solution (beyond 12 month shelf life) Additive also buffers ph in low regime (ph=3-4) 16

Rate Accelerant Performance Extremely fast oxide removal rate! 17 Particle 145 nm ceria 130 nm ceria 130 nm ceria 130 nm ceria ph low low high low Accelerant Package no no no yes All systems tested at 3 wt% ceria

Ferro s STI Slurry Evolution Dmean (nm) D0 (nm) LPC s > 0.5 um % Ceria HDP Removal Rate (A/min.) Nitride Removal Rate (A/min) 1 st Gen STI Slurry 145 450 500,000 4 2000 <20 A/min. 2 nd Gen STI Slurry 145 450 450,000 4 2700 <20 A/min. 3 rd Gen STI Slurry 130 300 <40,000 3 3500 <20 A/min. SRS-2092 130 260 <10,000 0.5 2700 <20 A/min. Same rate/selectivity with significantly lower ceria content Lower COO at 0.5% ceria loading 18

Continuous Improvement for Lower Defects 2 nd Gen. STI slurry LPD Adder = 600 SRS-2092 LPD Adder = 100 Lower defectivity at smaller particle sizes and reduced LPC s 19

Thickness (A) Thickness (A) SRS-2092: Low Solids STI Slurry Initial & Residual Vs. Radius 11000 10500 10000 9500 9000 8500 8000 7500 7000 6500 6000 5500 5000 4500 4000 3500 3000 2500 2000 1500 1000 500 0-100 -75-50 -25 0 25 50 75 100 R(mm) Remaining Removed Initial & Residual Vs. Radius 2000 1500 1000 500 0-100 -75-50 -25 0 25 50 75 100 R(mm) Remaining Removed HDP: 2658 A/min RR Nitride: 4 A/min RR Customer has reported >500:1 selectivity! 20

SRS-2092: Over-Polish Behavior Image courtesy of Novati Technologies Ideal Trench Oxide Thickness = 5500A Trench Oxide Values Active Oxide Values Endpoint 21 Extremely long over-polish window with minimal trench loss

Where to next? 1. Even further reduction of particle size and LPC s 2. Colloidal ceria-based STI slurry 22

Low Dmean SRS-2092 SRS-2092 ~ 130 nm LDM SRS-2092 ~ 70 nm Dmean (nm) D0 (nm) LPC s > 0.5 um % Ceria TEOS Removal Rate (A/min.) Nitride Removal Rate (A/min) SRS-2092 130 260 <10,000 0.5 3400 <20 A/min. LDM SRS-2092 70 131 1,700 0.5 2800 <20 A/min. 23 Similar polish behavior as SRS-2092 at almost half the size

Colloidal SRS-2092 Colloidal ceria-based slurry under development with the intent to further reduce particle size and potentially defects Dmean (nm) % Ceria TEOS Removal Rate (A/min.) Nitride Removal Rate (A/min) SRS-2092 130 0.5 3400 <20 A/min. LDM SRS-2092 70 0.5 2800 <20 A/min. Colloidal SRS-2092 30 0.5 2000 <10 A/min. Slightly reduced removal rates with extremely high selectivity 24

Sub-30nm Ceria Ferro is working towards a sub-30nm STI slurry for next generation devices 25

Conclusions Ferro has developed next gen. STI slurries with the following considerations High Selectivity: Amine passivation chemistry accomplishes the high selectivity needed for STI Rate Enhancement: Chemical accelerant package allows for high removal rates with low ceria content Defectivity Improvement: Continuous reduction of particle size and LPC s Colloidal ceria 26

Acknowledgements Bob Her Brian Santora Dan Dickmann Mike Maxwell Levern Burm Dave Walker Novati Technologies 27