REDUCING OXYGEN FLOW RATE IN THE BRUCE FURNACE

Similar documents
4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Plasma-Enhanced Chemical Vapor Deposition

Rapid Thermal Processing (RTP) Dr. Lynn Fuller

Instructor: Dr. M. Razaghi. Silicon Oxidation

ALD Film Characterization Rachel Brown 5/13/14

TANOS Charge-Trapping Flash Memory Structures

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

Process Flow in Cross Sections

Summary of Selected EMCR732 Projects for Spring 2005 Mike Aquilino Dr. Lynn Fuller

The Relation of Temperature Distribution on Silicon Wafer with Furnace Temperature and Gas Flow During Thermal Dry Oxidation Process

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

LAM 490 Etch Recipes. Dr. Lynn Fuller

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

concentration of acid in mol / dm 3 temperature / C ti / min

Edinburgh Microfabrication Facility, University of Edinburgh.

MEMS Surface Fabrication

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Oxide Growth. 1. Introduction

Summary of Selected EMCR650/731 Projects for Jeremiah Hebding Dr. Lynn Fuller

Lab #2 Wafer Cleaning (RCA cleaning)

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

This Appendix discusses the main IC fabrication processes.

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Why silicon? Silicon oxide

ABSTRACT. which indicates the implanted region did not adequately inhibit the diffusion of oxygen.

Microelectronic Device Instructional Laboratory. Table of Contents

HW 6 (Due Nov. 14, 2017)

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Oxidation SMT Yau - 1

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Bulk MEMS Fabrication Blog 2017 Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

Ultra High Barrier Coatings by PECVD

Ultrathin oxynitride formation by low energy ion implantation

Process Improvement Projects May 2006 Dr. Lynn Fuller

Cobalt Silicide Formation and Patterning Technology

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

VLSI Systems and Computer Architecture Lab

Isolation Technology. Dr. Lynn Fuller

Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection

Colorado School of Mines PHGN/CHGN 435. Modules 1 and 2. Authors: Garrick Johnson Trevor Haak Carl DuBois Ethan Palay

MATERIALS. Silicon Wafers... J 04 J 01. MATERIALS / Inorganics & thin films guide

Lab 1: Field Oxide. Overview. Starting Wafers

EE432/532 CYMOS PROCESS PWELL LITHOGRAPHY AND DIFFUSION

MICROCHIP MANUFACTURING by S. Wolf

micro resist technology

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Midterm evaluations. Nov. 9, J/3.155J 1

Selective-Area Atomic Layer Deposition (SA-ALD) of Titanium Dioxide (TiO 2) using Poly(methyl methacrylate) (PMMA) Michael Tu 5/12/2016

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

CMP Process Development for Shallow Trench Isolation (STI)

Brian Izzio 5th Year Microelectronic Engineering Student. Rochester Institute of Technology

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

CMOS FABRICATION. n WELL PROCESS

VLSI Technology. By: Ajay Kumar Gautam

Bruce Furnace Recipes Dr. Lynn Fuller Webpage: Electrical and Microelectronic Engineering

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

Crystal Growth and Wafer Fabrication. K.Sivasankaran, Assistant Professor (Senior), VLSI Division, School of Electronics Engineering, VIT

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

EECS130 Integrated Circuit Devices

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

CyMOS process Spring 2016 Iowa State University

5.8 Diaphragm Uniaxial Optical Accelerometer

Today s Class. Materials for MEMS

KGC SCIENTIFIC Making of a Chip

Semiconductor Technology

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Chapter 3. In this chapter, we use sol-gel method to combine three high-k precursors, i.e. HfCl 4, ZrCl 4 and SiCl 4 together to form hafnium silicate

PRIME WATER PRODUCTS 11-ELECTRODES CELL FEATURES. Website :

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Chapter 2 Manufacturing Process

Test Patterns for Chemical Mechanical Polish Characterization

IC/MEMS Fabrication - Outline. Fabrication

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Surface Micromachining

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

LAM4600 Plasma Etch Tool Recipes Dr. Lynn Fuller

Selective Oxidation of Advanced High Strength Steels (AHSS) and Ultra High Strength Steel (UHSS) Utilizing Direct Fired Burners

HYPRES. Hypres MCM Process Design Rules 04/12/2016

Chapter 5: REACTION SINTERING of diamond and silicon powders

TOWARD MEMS!Instructor: Riadh W. Y. Habash

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Chapter 2 MOS Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Drytech Quad Etch Recipes Dr. Lynn Fuller Mike Aquilino Microelectronic Engineering

Chapter 3 Silicon Device Fabrication Technology

PY2N20 Material Properties and Phase Diagrams

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Manufacturing

Transcription:

REDUCING OXYGEN FLOW RATE IN THE BRUCE FURNACE Kennedy Jensen, Dr. Lynn Fuller

ABSTRACT This experiment explored the usage of oxygen gas in the Bruce furnace. Since oxygen gas is used often in the growth of silicon dioxide, a method for reducing the amount of oxygen used in the Bruce Furnace is desired to reduce cost. We began with a recipe for 500Angstroms of oxide using a dry oxide process on clean wafers. We ran the recipe using an oxygen flow rate of 10L/min and then 5L/min and compared both the thickness and uniformity of oxide growth on the wafers. We then ran a similar experiment with a recipe for 1000Angstroms of oxide. The results showed that cutting the oxygen flow rate (and thereby the cost of oxygen for each run) in half had no affect on oxide thickness and uniformity. 2

PROCEDURE Two bare wafers were placed in Tube 1 of the Bruce Furnace and recipe 250 was run for 500Angstroms of Dry Oxide. The wafers were measured with the Spectramap and data was recorded. The wafers were etched bare in BOE. Recipe 250 was altered, reducing the oxygen flow rate for the Soak period from 10L/min to 5L/min. The wafers were placed in Tube 1 and recipe 250, now altered, was run again. The wafers were measured with the Spectramap and data was recorded. Values for oxide thickness and uniformity were compared. 3

WAFER 1 RECIPE 250 500A 10L/MIN 1000C Mean: 494.51 Standard Deviation: 25.128 5.081% Minimum: 453.38 Maximum: 573.97 Range: 120.59 # Sites/Good: 81/80 4

5

WAFER 2 RECIPE 250 500A 10L/MIN 1000C Mean: 478.31 Standard Deviation: 22.460 4.696% Minimum: 445.26 Maximum: 543.51 Range: 98.250 # Sites/Good: 81/81 6

7

WAFER 1 RECIPE 250 500A 5L/MIN 1000C Mean: 498.91 Standard Deviation: 21.704 4.350% Minimum: 463.95 Maximum: 555.40 Range: 91.450 #Sites/Good: 81/81 8

9

WAFER 2 RECIPE 250 500A 5L/MIN 1000C Mean: 522.54 Standard Deviation: 30.002 5.74% Minimum: 480.94 Maximum: 609.00 Range: 128.06 #Sites/Good: 81/81 10

11

COMPARISON AND RESULTS 10L/min 5L/min 10L/min 5L/min Wafer 1 Wafer 1 Wafer 2 Wafer 2 Mean 494.51 498.91 478.31 522.54 Standard Deviation 25.128 5.081% 21.704 4.350% 22.460 4.696% 30.002 5.74% Min 453.38 463.95 445.26 480.94 Max 573.97 555.40 543.51 609.00 Range 120.59 91.450 98.250 128.06 #Sites/ Good 81/80 81/81 81/81 81/81 12

WAFER 1 RECIPE 310 1000A 10L/MIN 1000C Mean: 1288.2 Standard Deviation: 34.556 2.682% Minimum: 1222.4 Maximum: 1388.5 Range: 166.10 #Sites/Good: 81/81 13

14

WAFER 2 RECIPE 310 1000A 10L/MIN 1000C Mean: 1308.4 Standard Deviation: 23.049 1.761% Minimum: 1261.6 Maximum: 1352.6 Range: 91.000 #Sites/Good: 81/81 15

16

WAFER 1 RECIPE 310 1000A 5L/MIN 1000C Mean: 1324.5 Standard Deviation: 33.615 2.538% Minimum: 1267.6 Maximum: 1402.6 Range:135.10 #Sites/Good: 81/81 17

18

WAFER 2 RECIPE 310 1000A 5L/MIN 1000C Mean: 1365.2 Standard Deviation: 15.176 1.112% Minimum: 1327.0 Maximum: 1409.6 Range: 82.400 #Sites/Good: 81/81 19

20

COMPARISON AND RESULTS 10L/min 5L/min 10L/min 5L/min Mean 1288.2 1324.5 1308.4 1365.2 Standard Deviation 34.556 2.682% 33.615 2.538% 23.049 1.761% 15.176 1.112% Min 1222.4 1267.6 1261.6 1327.0 Max 1388.5 1402.6 1352.6 1409.6 Range 166.10 135.10 91.000 82.400 #Sites/ Good 81/81 81/81 81/81 81/81 21

CALCULATIONS ENSURING SUFFICIENT QUANTITY OF OXYGEN GAS AVAILABLE Assume that 50 Wafers are present for a 500Angstrom oxide growth recipe, all wafers are coated uniformly, oxygen gas flows at 5L/min and is at STP upon entering Bruce Furnace. Si + O 2 SiO 2 SiO 2 Density: 2.65g/cm 3 2650kg/m 3 SiO 2 Molar Mass: 60.08g/mol.06008kg/mol 22

MOLES O 2 NEEDED FOR 500A SIO 2 Volume SiO 2 Each Wafer V πr 2 h π(3in x (1cm/0.3937in) x (1m/100cm) ) 2 (500A x (10-10 m/1a)) 9.121 x 10-10 m 3 Mass SiO 2 Each Wafer Density = Mass/Volume Mass = (Density)(Volume) (2650kg/m 3 )(9.121 x 10-10 m 3 ) = 6.65 x 10-7 kg Total Moles SiO 2 (50 Wafers) Moles = Mass/Molar Mass (6.65 x 10-7 kg /.06008kg/mol)(50 wafers) =5.535 x 10-4 mol SiO 2 Total Moles O 2 (50 Wafers) Si + O 2 SiO 2 5.535 x 10-4 mol SiO 2 (1 mol O 2 / 1 mol SiO 2 ) 5.535 x 10-4 mol O 2 necessary to grow 500A SiO 2 23

MOLES O 2 PROVIDED BY 500A SIO 2 RECIPE Liters of O 2 Used by Recipe (47 minutes)(5l/min) 235L Moles of O 2 Used by Recipe (235L O 2 )(1mol / 22.4L) 10.49 mol O 2 provided 24

HOW MUCH EXCESS OXYGEN? (10.49 mol provided) / (5.535 x 10-4 mol needed) 19,000 times the necessary amount 25

CONCLUSION The data above shows that if the oxygen flow rate is reduced from 10L/min to 5L/min for a dry oxide growth process, it will not affect the thickness or uniformity of the oxide grown. Therefore, the oxygen usage can be reduced for dry oxide growth processes in recipes that use a 10L/min oxygen flow rate during the soak period. This could save approximately $2000 in cost every year. 26

REFERENCES http://people.rit.edu/lffeee/ http://people.rit.edu/lffeee/bruce_furnace.pdf Silicon VLSI Technology Fundamentals, Practice and Modeling. Plummer, Deal and Griffin 27