Surface Micromachining

Similar documents
Surface Micromachining

Today s Class. Materials for MEMS

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Surface micromachining and Process flow part 1

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Welcome MNT Conference 1 Albuquerque, NM - May 2010

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Regents of the University of California

IC/MEMS Fabrication - Outline. Fabrication

Solid State Sensors. Microfabrication 8/22/08 and 8/25/08

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Chapter 3 Silicon Device Fabrication Technology

4/10/2012. Introduction to Microfabrication. Fabrication

4. Process Integration: Case Studies

Chapter 2 OVERVIEW OF MEMS

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

INTEGRATED-CIRCUIT TECHNOLOGY

MEMS II: January 23. Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Lecture 22: Integrated circuit fabrication

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Mostafa Soliman, Ph.D. May 5 th 2014

Lecture 10: MultiUser MEMS Process (MUMPS)

EECS130 Integrated Circuit Devices

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Lecture 5: Micromachining

Regents of the University of California 1

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Czochralski Crystal Growth

Micromachining AMT 2505

MEMS Surface Fabrication

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chemical Vapor Deposition

Review of CMOS Processing Technology

Lecture #18 Fabrication OUTLINE

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Regents of the University of California

Physical Vapor Deposition (PVD) Zheng Yang

Lect. 2: Basics of Si Technology

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Chapter 7 Polysilicon and Dielectric Film Deposition

FABRICATION of MOSFETs

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Lecture Day 2 Deposition

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

MICROCHIP MANUFACTURING by S. Wolf

Manufacturing Technologies for MEMS and SMART SENSORS

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

SURFACE MICROMACHINING

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

The Physical Structure (NMOS)

EE C245 ME C218 Introduction to MEMS Design

Chapter 3 CMOS processing technology

Lecture 3: Integrated Processes

Introduction to Microeletromechanical Systems (MEMS) Lecture 5 Topics. JDS Uniphase MUMPs

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Fabrication and Layout

Preface Preface to First Edition

FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller

Surface Micromachining II

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

EE C245 ME C218 Introduction to MEMS Design Fall 2007

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

Chapter 2 Manufacturing Process

Semiconductor Device Fabrication

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

Lecture 1A: Manufacturing& Layout

EE 330 Lecture 9. IC Fabrication Technology Part 2

INF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Knowledge Probe Deposition PK Activities. Participant Guide

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Silicon Wafer Processing PAKAGING AND TEST

An SOI Process for Fabrication. of Solar Cells, Transistors and Electrostatic Actuators. Berkeley Sensor and Actuator Center

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Gaetano L Episcopo. Introduction to MEMS

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

3. Overview of Microfabrication Techniques

Proceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections

Chapter 2 MOS Fabrication Technology

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee

9/4/2008 GMU, ECE 680 Physical VLSI Design

Probing Interfacial Contact via MEMS-based Microinstrumentation

VLSI Technology. By: Ajay Kumar Gautam

Dr. Lynn Fuller Webpage:

Transcription:

Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign

Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon and silicon oxide LPCVD deposition of polysilicon, silicon nitride, and oxide plasma etching for patterning structural layer micromachined hinges - fabrication process and assembly technique micromachined dimples and scratch drive actuators Other sacrificial processing systems metal sacrificial layer, plastics materials, etc. Stiction and anti-stiction solutions Multi User MEMS Process (MUMPS) process definition and layer naming conventions

Basic Sacrificial Layer Processing Step 1: Deposition of sacrificial layer Step 2: patterning of the sacrificial layer Step 3: deposit structural layer (conformal deposition) Step 4: liquid phase removal of sacrificial layer Step 5: removal of liquid - drying. Sacrificial wet etching drying

Surface Micromachined Inductor Air bridge can be formed using sacrificial etching.

Typical Device Realized by Surface Micromachining Etch holes are required to reduce the time for removing sacrificial layer underneath large-area structures.

Inductor - By Lucent Technologies

Surface Micromachined, Out of Plane Structures

Hinges Used in micro optics component assembly.

Hinge Fabrication Step 1: deposition of sacrificial layer. Step 2: deposition of structural layer. Step 3: deposition of second sacrificial layer. Step 4: etching anchor to the substrate. Step 5: deposition of second structural layer. Step 6: patterning of second structural layer Step 7: Etch away all sacrificial layer to release the first structural layer.

LPCVD Process Temperature range 500-800 degrees Pressure range 200-400 mtorr (1 torr = 1/760 ATM) Gas mixture: typically 2-3 gas mixture Particle free environment to prevent defects on surface (pin holes)

A Laboratory LPCVD Machine

LPCVD Recipes for Silicon Nitride, Polysilicon, and Oxide Polycrystalline silicon Polysilicon is deposited at around 580-620 o C and can withstand more than 1000 o C temperature. The deposition is conducted by decomposing silane (SiH4) under high temperature and vacuum (SiH 4 > Si+2H 2 ). Polysilicon is used extensively in IC - transistor gate Silicon nitride Silicon nitride is nonconducting and has tensile intrinsic stress on top of silicon substrates. It is deposited at around 800 o C by reacting silane (SiH 4 ) or dichlorosilane (SiCl 2 H 2 ) with ammonia (NH 3 ) - SiH 4 +NH 3 -> Si x N y + H. Silicon oxide The PSG is knows to reflow under high temperature (e.g. above 900 o C); it is deposited under relatively low temperature, e.g. 500 o C by reacting silane with oxygen (SiH 4 +O 2 -> SiO 2 +2H 2). PSG can be deposited on top of Al metallization. Silicon oxide is used for sealing IC circuits after processing. The etch rate of HF on oxide is a function of doping concentration.

Other Structural or Sacrificial Materials Structural layers evaporated and sputtered metals such as Gold, Copper electroplated metal (such as NiFe) plastic material (CVD plastic) silicon (such as epitaxy silicon or top silicon in SOI wafer) Sacrificial layers photoresist, polyimide, and other organic materials copper copper can be electroplated or evaporated, and is relatively inexpensive. Oxide by plasma enhanced chemical vapor deposition (PECVD) PECVD is done at lower temperature, with lower quality. It is generally undoped. Thermally grown oxide relatively low etch rate in HF. Silicon or polysilicon removed by gas phase silicon etching

Metal Sacrificial Layers Aluminum (0.3µm) Permalloy (>20µm) PR 4620 (10µm each) copper (9µm each)

Out Of Plane Devices

A PECVD Machine Processing gases Reaction chamber RF plasma generator

Electroplating Electroplating process description

Gas Phase Silicon Etching XeF 2 liquid phase under room temperature 2XeF 2 +Si => 2 Xe + SiF 4 vapor phase under low pressure etches silicon with high speed http://www.xactix.com/ BrF 3 solid phase under regular pressure and room temperature vapor phase (sublimation) under low pressure BrF 3 when reacted with water turns into HF at room temperature. Both are isotropic etchants

Organic Sacrificial Layer Photoresist etching by plasma etching (limited lateral etch extent) or by organic solvents (acetone or alcohol) Polyimide etching by organic solvents Advantage extremely low temperature process easy to find structural solutions with good selectivity Disadvantage many structural layers such as LPCVD are not compatible. Metal evaporation is also associated with high temperature metal particles, so it is not completely compatible and caution must be used.

Criteria for Selecting Materials and Etching Solutions Selectivity etch rate on structural layer/etch rate on sacrificial layer must be high. Etch rate rapid etching rate on sacrificial layer to reduce etching time Deposition temperature in certain applications, it is required that the overall processing temperature be low (e.g. integration with CMOS, integration with biological materials) Intrinsic stress of structural layer to remain flat after release, the structural layer must have low stress Surface smoothness important for optical applications Long term stability

Stiction = Sticking and Friction

Origin of Stiction As the liquid solution gradually vaporizes, the trapped liquid exert surface tension force on the microstructure, pulling the device down. Surfaces can form permanent bond by molecule forces when they are close.

Antistiction Method I - Active Actuation Method Use magnetic actuation to pull structures away form the surface reduced surface tension length of arm Limitations only works for structures with magnetic material.

Antistiction Method II - Organic Pillar Use organic pillar to support the structure during the liquid removal. The organic pillar is removed by oxygen plasma etching.

Antistiction Drying Method III - Phase Change Release Method Supercritical CO 2 Drying Avoid surface tension by relaying on phase change with less surface tension than watervapor. * p. 128-129 Supercritical state: temp > 31.1 o C and pressure > 72.8 atm. Step 1: change water with methanol Step 2: change methanol with liquid carbon dioxide (room temperature and 1200 psi) Step 3: content heated to 35 o C and the carbon dioxide is vented. Free-standing cantilever beams upto 850 µm can stay released.

Super Critical Drying When a substance in the liquid phase at a pressure greater than the critical pressure is heated, it undergoes a transition from a liquid to a supercritical fluid at the critical temperature. This transition does not involve interfaces. Criteris chemically inert, non-toxic low critical temperature CO 2 critical temperature 31.1 o C critical pressure 72.8 atm.(or 1073 psi) Exchange methanol with liquid CO2 at 25 o C and 1200 psi closeoff vessel and heated to 35 o C, no interface is formed. Vent vessel at a constant temperature above critical temperature.

Antistiction Method III - Self-assembled Monolayer Forming low stiction, chemically stable surface coating using self-assembly monolayer (SAM) SAM file is comprised of close packed array of alkyl chains which spontaneously form on oxidized silicon surface, and can remain stable after 18 months in air. OTS: octadecyltrichlorosilane (forming C 18 H 37 SiCl 3 )

Surface oxidation: H2O2 soak SAM formation isopropanol alcohol rinse CCl 4 rinse OTS solution CCl 4 rinse Result of SAM Assembly

Short Pulse Laser Irradiation HeNe λ = 633 nm Ti:Sapphire λ = 800 nm t p = 150 fs or 2.7 ps S M Lens Sample Undoped Polysilicon Cantilever Array length: 60 µm to 1 mm width: 5 µm thickness: 2 µm gap height: 1.5 µm ~ 1 mm ~ 2 mm Faculty: Phinney