InGaAs (110) surface cleaning using atomic hydrogen Tyler Kent 1, Mary Edmonds 1, Ravi Droopad 3, Andrew C. Kummel 1,2,a

Similar documents
Passivation of InAs and GaSb with novel high dielectrics

The dislocation generation in the device process fabrication

Ultra Low Resistance Ohmic Contacts to InGaAs/InP

Doping and Oxidation

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Assignment Questions

Materials Characterization

Evolution of atomic-scale roughening on Si(001)-(2 1) surfaces resulting from high temperature oxidation

Dublin City University School of Physical Sciences

Alternate Channel Materials for High Mobility CMOS

Chapter 6. AlGaAs/GaAs/GaAs Wafer-fused HBTs

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Materials Aspects of GaAs and InP Based Structures

Microelectronics Devices

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Low D it High-k/In 0.53 Ga 0.47 As Gate Stack with CET down to 0.73 nm and Thermally Stable Silicide Contact by Suppression of Interfacial Reaction

Study on the hydrogenated ZnO-based thin film transistors

Nanosilicon single-electron transistors and memory

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs

Epitaxial growth of (001) and (111) Ni films on MgO substrates

Instructor: Dr. M. Razaghi. Silicon Oxidation

Chapter 3 Silicon Device Fabrication Technology

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

SiC high voltage device development

Lecture 22: Integrated circuit fabrication

SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy

Lecture contents. Heteroepitaxy Growth technologies Strain Misfit dislocations. NNSE 618 Lecture #24

Czochralski Crystal Growth

Transmission Mode Photocathodes Covering the Spectral Range

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

For Si and Compound Semiconductors

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

Heterostructures of Oxides and Semiconductors - Growth and Structural Studies

Quarterly Report EPRI Agreement W

Ex-situ Ohmic Contacts to n-ingaas

Growth and characterization of tensile strained Ge on Ge 1-x Sn x buffers for novel channel layers

CHAPTERS SUMMARY OF RESULTS

How can we answer these questions? Questions to Answer. When you grow A on B. How it s done. Experimental tools: Microscopy.

Making III-V contact with silicon substrates

X-ray photoelectron spectroscopy of cerium and its oxides 3d states

Molecular Beam Deposition of Low-Resistance Polycrystalline InAs

Gallium Nitride Based HEMT Devices

Published in: Proceedings of the 19th Annual Symposium of the IEEE Photonics Benelux Chapter, 3-4 November 2014, Enschede, The Netherlands

Rapid In-Situ Carbon and Oxygen Cleaning of In0.53Ga0.47As(001) and Si0.5Ge0.5(110) Surfaces via a H2 RF Downstream Plasma 92093, USA

Packaging and Ball Bonding Gold wire makes contact from bonding pads on chip to package Gold wire is formed into ball to make contact Uses an

Amorphous silicon waveguides for microphotonics

KEYWORDS: MOSFET, reverse short-channel effect, transient enhanced diffusion, arsenic, phosphorus, source, drain, ion implantation

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,

Review Literature for Mosfet Devices Using High- K

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

Wet Processing Techniques for Achieving Ultra-shallow Junctions in Future CMOS Devices

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Advances in high k gate dielectrics for Si and III V semiconductors

Oxidation Control of GaAs phemts for. High Efficiency Applications

of Au Nanodots on Ultrathin in-situ Grown Silicon Oxide.

EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Scanning Transmission Electron Microscopy of Thin Oxides

Semiconductor Device Fabrication

Amorphous and Polycrystalline Thin-Film Transistors

the image contrast at the atomic scale. The same method for STM image

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Silicon-on-insulator (SOI) was developed in the

FABRICATION OF GaAs DEVICES

Molecular Beam Epitaxy of InAs/AlSb HFET s on Si and GaAs Substrates

Electrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel

Grain Sizes and Surface Roughness in Platinum and Gold Thin Films. L.L. Melo, A. R. Vaz, M.C. Salvadori, M. Cattani

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

EECS130 Integrated Circuit Devices

GaAs Enhancement-Mode NMOSFETs Enabled by Atomic Layer Epitaxial \(La_{1.8}Y_{0.2}O_3\) as Dielectric

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Wafer Processing PAKAGING AND TEST

Epitaxial Growth of Rhenium with Sputtering

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Mark T. Bohr Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration INTEL CORPORATION

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Engineered Substrates

CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

TEM Study of the Morphology Of GaN/SiC (0001) Grown at Various Temperatures by MBE

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

Transcription:

Solid State Phenomena Vol. 219 (2015) pp 47-51 Online available since 2014/Sep/26 at www.scientific.net (2015) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/ssp.219.47 InGaAs (110) surface cleaning using atomic hydrogen Tyler Kent 1, Mary Edmonds 1, Ravi Droopad 3, Andrew C. Kummel 1,2,a 1 Materials Science and Engineering Department University of California, San Diego 9500 Gilman Drive La Jolla, CA 92093, USA 2 Department of Chemistry and Biochemistry University of California, San Diego, San Diego 9500 Gilman Drive La Jolla, CA 92093, USA 3 Department of Physics Texas State University, 601 University Drive San Marcos, TX 78666, USA a akummel@ucsd.edu Keywords: InGaAs (110) surface, atomic hydrogen, native oxide removal, scanning tunneling microscopy Introduction A major obstacle facing III-V semiconductor based metal oxide semiconductor field effect transistors (MOSFETs) is the large density of trap states that exist at the semiconductor/oxide interface.[1] These trap states can pin the Fermi level preventing the MOSFET from acting as a switch in logic devices. Several sources of Fermi level pinning have been proposed including oxidation of the III-V substrate.[2, 3] In order to minimize the presence of III-V oxides it is crucial to employ either an ex-situ etch or to use an in-situ method such as atomic hydrogen cleaning.[4, 5] Although atomic H cleaning of III-V surfaces is well known, it has never been demonstrated on InGaAs (110) crystallographic faces. Furthermore, tri-gate field effect transistors (finfets) have recently been employed in commercially available logic chips.[6] This unique device architecture allows for a reduction in short channel effects, minimization of the subthreshold swing, and a higher transconductance.[7] The InGaAs (110) surface would be the sidewalls of a vertically aligned (001) based finfets.[8] Therefore, it is essential to find an in-situ method to efficiently remove any oxides or contamination from the (110) surfaces that is also compatible with the (001) surface. In this study, STM was employed to determine if atomic hydrogen can be used to remove the native oxide from air exposed InGaAs (110) samples. A post clean anneal was used to restore the surface to molecular beam epitaxy (MBE) levels of cleanliness. Experimental Figure 1. (Left) 30x30 nm 2 filled state STM image showing the decapped InGaAs (110) surface. Rows are oriented in (1 10) direction. Surface has low density of bright sites (green circle) and dark features (red box). (Right) Model of clean InGaAs (110) surface showing buckled surface atoms and dangling bonds (red oval) All rights reserved. No part of contents of this paper may be reproduced or transmitted in any form or by any means without the written permission of TTP, www.ttp.net. (ID: 128.54.146.19, University of California, San Diego, La Jolla, USA-25/10/14,01:18:26)

48 Ultra Clean Processing of Semiconductor Surfaces XII 100 nm of In0.53Ga0.47As (110) was grown by MBE on InP (110) substrates and doped with 1x10 18 cm -3 Si. All samples were capped with 50 nm of As2 and shipped/stored under vacuum. The samples were loaded into an Omicron variable temperature UHV chamber with base pressure of 1x10-10 torr. Samples were decapped at 360 C to expose the bare InGaAs (110) surface. The order and defect density of the decapped InGaAs (110) surface were determined using scanning tunneling microscopy (STM) in an analysis chamber with base pressure of 1x10-11 torr. The images were obtained in constant current mode with a current set point of 100 pa and a sample bias of -3 V, i.e. filled state images were obtained. Subsequently, the samples were transferred to the load lock and exposed to air for 30 min to allow formation of an oxide layer. An Oxford Applied Research TC-50 thermal gas cracker was employed to clean the InGaAs samples with atomic hydrogen after air exposure. A variety of cleaning temperatures were used with a H2 pressure of 1x10-6 torr and operating power of 45 W. Subsequently, the samples were annealed to various temperatures, and STM was used to quantify the defect density and determine the quality of the surface. The quantifications in table 1 were obtained by manually counting the number of islands and dark sites in the corresponding 100 x 100 nm 2 STM images and extrapolating these numbers to 1 µm 2. The surface islands are defined as any group of atoms on a terrace greater than 3 nm 2 while the dark sites are surface vacancies ranging from 0.01-3 nm 2. The density of dark sites for the air exposed samples were not obtained since atomic resolution was difficult to achieve due to the large number of atomic steps. Results and Discussion Figure 2. (a) 100 x100 nm 2 STM image of decapped InGaAs (110) surface. (b) surface after 600 L of atomic H exposure at 100 C for 30 min. Surface appears amorphous. (c) Sample with subsequent anneal to 200 C for 30 min. Terrace formation and step edges (red arrow) are observed and surface begins to flatten. (d) Sample after anneal to 386 C for 30 min. Atomic terraces well defined but with an increased density of surface islands compared to decapped surface

Solid State Phenomena Vol. 219 49 Fig. 1 shows an STM image of the decapped InGaAs (110) surface. Ordered rows of InGaAs are observed in the (1 10) direction. The surface atoms are buckled and composed of heterobonds as shown in the model. This relaxed configuration results in the As surface atoms adopting an sp 3 geometry with a filled dangling bonds while each In/Ga atom is in an sp 2 geometry with an empty dangling bond. There are two types of intrinsic defects on this surface, bright sites (green circle) and dark sites (red box). The defect density was manually quantified and is shown in Table 1. The dark site defects are several orders of magnitude greater than the bright site defects on the decapped non-annealed sample. Figure 3. (a) InGaAs (110) decapped sample after 30 min air exposure. An amorphous oxide layer has formed. (b) Air exposed sample after 600 L atomic H clean at 100 C. Surface remains disordered but terrace formation is observed. (c) A subsequent anneal to a maximum temperature of 472 C for 30 min results in large atomic terraces and a smooth surface. The bright features (blue circle) are hypothesized to be surface atoms which did no diffuse to a step edge. The dark features (red box) are hypothesized to be incomplete terraces. Initially, the decapped surface, Fig. 2(a) was exposed to 600 Langmuir (L) of atomic hydrogen at 100 C, Fig. 2(b), to determine the damage induced by the atomic H. Table 1 shows quantification of the density of surface islands and dark sites after the initial decapping, subsequent H clean, and subsequent anneals. Atomic H dosing increases the island defect density by about 300x. The well-defined terraces on the decapped surface are no longer present after H exposure and the surface appears amorphous. The surface was annealed at 200 C for 30 min, Fig. 2(c). With the additional thermal energy, surface atoms diffuse more readily and step edges become visible (red arrow) and the surface begins to regain order. The 200 C anneal decreased the island density by 1.5 x and the dark site density by about 2x. After an additional series of anneals with a max temperature of 386 C for 30 min, Fig. 2(d), step edges become very distinct and a high degree of order is obtained. Each surface terrace has an increased density of islands compared to the decapped surface, but the terrace sizes are similar. Annealing up to 437 C reduces the bright site density to within 10x of the density on the decapped samples and an anneal up to 475 C results in an island density only 3x larger than the decapped sample. It is well known that atomic H induces etching by formation of volatile AsH3 consistent with the probable source of the initial surface roughening after atomic H exposure.[9] Annealing allows the surface atoms to have sufficient mobility to coalesce into terraces, although there is formation of islands within each terrace.[10, 11] It is Table 1. Density of islands and dark sites as a function of surface preparation method. H cleaning induces large number of islands and dark sites but these can be dramatically reduced using high temperature anneals.

50 Ultra Clean Processing of Semiconductor Surfaces XII expected this process will be more challenging on InGaAs (110) than InGaAs (001) since MBE growth on InGaAs(110) is more challenging than on InGaAs(001) consistent with lower diffusion rates at a given temperature. The atomic H exposure and annealing reduces the dark site density below the dark site density on the decapped sample; this would be consistent with hydrogenation increasing the mobility of some of the substrate atoms. Figure. 4 (a) air exposed sample after 600 L atomic H exposure at 275 C. Oxide layer has been completely removed and atomic terraces are visible. Surface is noticeably rougher than decapped sample. (b) Surface after subsequent anneal to 350 C for 30 min. There is no noticeable decrease in the surface roughness or etching features. Adecapped sample was exposed to air for 30 min and formation of an amorphous oxide layer was observed, Fig. 3(a). The dominant oxide species present are most likely As2O3, Ga2O3, and In2O3.[12] After exposure to 600 L of atomic H at 100 C, the surface remains amorphous and the formation of a terrace is observed, Fig. 3(b). The sample was annealed to 386 C for 30 min and subsequently to 472 C for 30 min, Fig. 3(c). There are dark features (red box) as well as bright features (blue circle) which are hypothesized to be incomplete terraces and atoms which have not been able to diffuse to a step edge, respectively. Table 1 indicates that the surface has 8x the island density of the decapped sample and 6x less dark defects. The average height between the topmost terrace and the bottommost terrace in a 100 x 100 nm 2 image is 8.8 Å which corresponds to 3 atomic steps. There is a large variation in the size of surface islands and that is reflected in the average terrace area of 194 122 nm 2. This suggests that atomic H alone at 100 C is insufficient to both clean the surface and restore the ordered and atomically smooth surface. An additional anneal is required to ensure the surface atoms have a high enough mobility to diffuse across the surface and form terraces. In an attempt to eliminate the post clean anneal, an air exposed sample was cleaned with 600 L of atomic H at 275 C, Fig. 4(a). The amorphous oxide layer has been completely removed without an anneal and atomic terraces and islands are clearly visible. This is likely due to the surface atoms having enough mobility to coalesce into terraces and fill any excess etching due to H cleaning. The average height between the highest and lowest terrace is 10.9 Å which corresponds to 4 atomic terraces. Additionally the average terrace area is 184.7 233 nm 2 which highlights the difficulty in obtaining atomically flat surfaces after atomic H exposure. Table 1 quantifies the density of islands on this surface. A subsequent anneal to 350 C for 30 min was performed, Fig. 4(b), but there was not a significant difference in density of terraces or etch pits. This experiment demonstrates it is possible to remove the native oxide from InGaAs (110) but it also demonstrates the difficulty in removing the etching induced roughness.

Solid State Phenomena Vol. 219 51 Conclusion: To ensure an unpinned Fermi level on InGaAs (110) surfaces it is crucial to remove any contamination and oxides prior to atomic layer deposition of the high-k dielectric layer. An effective way to clean (110) surfaces has been demonstrated by utilizing an in-situ atomic hydrogen source. The cleaning was performed at both 100 C and 275 C, and it was found that the higher cleaning temperature eliminates the need for a post clean anneal leaving the surface with over 10x lower defect density than the low temperature clean surfaces; however, the residual defect density after high temperature cleaning is higher than on than the decapped surface consistent with the lower diffusion rates for substrate atoms on InGaAs (110) than InGaAs (001). This method has previously been shown to be effective on the (001) surface as well, allowing for an entirely in-situ cleaning method for three dimensional MOSFET architecture. References [1] Mönch, W., Semiconductor surfaces and interfaces. Vol. 26. 2001: Springer. Robertson, J., Model of interface states at III-V oxide interfaces. Applied Physics Letters, 2009. 94(15): p. 152104. [2] Hasegawa, H., et al., Surface passivation of III V semiconductors for future CMOS devices Past research, present status and key issues for future. Applied surface science, 2010. 256(19): p. 5698-5707. [3] Williams, K.R. and R.S. Muller, Etch rates for micromachining processing. Microelectromechanical Systems, Journal of, 1996. 5(4): p. 256-269. [4] Melitz, W., et al., InGaAs surface preparation for atomic layer deposition by hydrogen cleaning and improvement with high temperature anneal. Journal of Applied Physics, 2011. 110(1): p. 013713. [5] Auth, C., et al. A 22nm high performance and low-power CMOS technology featuring fullydepleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. in VLSI Technology (VLSIT), 2012 Symposium on. 2012. IEEE. [6] Hisamoto, D., et al. A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET. in Electron Devices Meeting, 1989. IEDM'89. Technical Digest., International. 1989. IEEE. [7] Jurczak, M., et al. Review of FINFET technology. in SOI Conference, 2009 IEEE International. 2009. IEEE. [8] Tomkiewicz, P., A. Winkler, and J. Szuber, Comparative study of the GaAs (100) surface cleaned by atomic hydrogen. Applied surface science, 2006. 252(21): p. 7647-7658. [9] Horikoshi, Y., M. Kawashima, and H. Yamaguchi, Photoluminescence characteristics of AlGaAs GaAs single quantum wells grown by migration enhanced epitaxy at 300 C substrate temperature. Applied Physics Letters, 1987. 50(23): p. 1686-1687. [10] Horikoshi, Y., et al., Growth process of III V compound semiconductors by migrationenhanced epitaxy. Journal of crystal growth, 1990. 105(1): p. 326-338. [11] Aguirre-Tostado, F., et al., Indium stability on InGaAs during atomic H surface cleaning. Applied Physics Letters, 2008. 92(17): p. 171906-171906-3.

Ultra Clean Processing of Semiconductor Surfaces XII 10.4028/www.scientific.net/SSP.219 InGaAs (110) Surface Cleaning Using Atomic Hydrogen 10.4028/www.scientific.net/SSP.219.47