Development of Silicon Pad and Strip Detector in High Energy Physics

Similar documents
Surface micromachining and Process flow part 1

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Process Flow in Cross Sections

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

EE 330 Lecture 9. IC Fabrication Technology Part 2

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

Silicon Wafer Processing PAKAGING AND TEST

Amorphous and Polycrystalline Thin-Film Transistors

microstrip detectors with radiation hard p-spray, p insulations

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Chapter 2 MOS Fabrication Technology

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Fabrication Technology

Czochralski Crystal Growth

EECS130 Integrated Circuit Devices

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

IC Fabrication Technology Part III Devices in Semiconductor Processes

EE 434 Lecture 9. IC Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Isolation Technology. Dr. Lynn Fuller

Development of High Voltage Silicon Carbide MOSFET Devices in KERI

Department of Electrical Engineering. Jungli, Taiwan

FABRICATION of MOSFETs

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Today s Class. Materials for MEMS

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

EE 330 Lecture 12. Devices in Semiconductor Processes

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Review of CMOS Processing Technology

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

EE 143 CMOS Process Flow

VLSI Systems and Computer Architecture Lab

Mostafa Soliman, Ph.D. May 5 th 2014

Isolation of elements

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Lecture 1A: Manufacturing& Layout

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Fabrication Technology, Part I

Microelectronic Device Instructional Laboratory. Table of Contents

Chapter 3 Silicon Device Fabrication Technology

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

The Physical Structure (NMOS)

Manufacturing Process

Lecture 0: Introduction

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

This Appendix discusses the main IC fabrication processes.

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

First 50mm thick LGAD fabrication at CNM for the HGTD and CT-PPS

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Chapter 3 CMOS processing technology

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

行政院國家科學委員會補助專題研究計畫成果報告

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Chapter 2 Manufacturing Process

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

Fabrication and Layout

Exam 1 Friday Sept 22

Lect. 2: Basics of Si Technology

Lecture #18 Fabrication OUTLINE

MOSFET. n+ poly Si. p- substrate

How To Write A Flowchart

VLSI Digital Systems Design

Graduate Student Presentations

VLSI Technology. By: Ajay Kumar Gautam

9/4/2008 GMU, ECE 680 Physical VLSI Design

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

1. Introduction. What is implantation? Advantages

EE 330 Fall Ruden Michael. Al Kaabi Humaid. Archer Tyler. Hafeez Mustafa. Mullen Taylor. Thedens Peter. Cao Khoi.

DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS. ME498 PV Class. Laboratory Manual on Fundamentals of Solar Cell Manufacturing

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Fabrication and Layout

MOS Front-End. Field effect transistor

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

CMOS FABRICATION. n WELL PROCESS

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

CMOS Manufacturing process. Design rule set

Total Points = 110 possible (graded out of 100)

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Transcription:

XXI DAE-BRNS High Energy Physics Symposium 2014, IIT Guwahati Development of Silicon Pad and Strip Detector in High Energy Physics Manoj Jadhav Department of Physics I.I.T. Bombay

2 Manoj Jadhav, IIT Bombay. DAE-BRNS HEP Symp. 2014, IIT Guwahati Outline! Introduction! Silicon Pad Detector! Oxidation! Photolithography! P and N type Doping! Metallization! Silicon Strip Detector! Summary

Silicon Semiconductor Detector Mean energy loss by MIP in Silicon, (de/dx) mean = 388 ev/µm, For t sensor = 250 µm, E pair = 3.63 ev e - h + pairs created = 27000 e - h + pairs, Intrinsic charge carrier, 1.45 X 10 10 A sensor = 0.25 cm 2 n i.t sensor.a sensor = 9 X 10 7 Which is 4 orders bigger. Operate at low temp Reverse bias Landau Distribution 3 Energy loss: Bethe Bloch Function

Silicon Pad Detector The most simple detector is a large surface diode with guard rings.! No position resolution! Good for basic tests (IV, CV, Pulse) 4

Silicon Pad Detector n-type Si detector:! n-type bulk (111) : ρ = 3-5 kωcm! Thickness 250 ± 10 µm! Integration of coupling capacitances in standard planar process! SiO 2 with a thickness of 100 200 nm between p + and aluminum strip AC coupled! n + layer on backplane to avoid Schottky contact and improve ohmic contact! Operating voltage < 200 V! Aluminum metallization AC coupling blocks leakage current from the amplifier. 5

Silicon Pad Detector Step 1: Oxidation! RCA cleaned! Wet Oxidation at 1050 o C (H 2 + O 2 )! A thin layer of SiO 2 630 ± 10 nm (ellipsometer Meas.)! 56% of the oxide above original surface and 44% below 6 Thermal Oxidation Silicon Bulk Original Si surface SiO 2 Additional layer Consumed layer 1.27 1.00

Silicon Pad Detector Step 2: Photolithographic Mask! CleWin (16 devices/2 wafer)! Printing Mask! Print on transparency + glass! Laser Writer LW405 + Iron oxide on glass! 8 mm X 8 mm sensor! 5 mm X 5 mm pad + guard rings 7

Silicon Pad Detector Step 3: Photolithography (PLG - Level 1)! Double sided mask aligner! Transfer photomask to wafer/patterning of SiO 2! Photoresist ~ 2 µm spinner! Exposure 70 mj/cm 2! Sample developing! SiO 2 etching (BHF 5:1) (Buffered Hydrofluoric Acid) 8

Silicon Pad Detector Step 4: Doping! Plasma Immersion Ion Implantation! Boron for p type; Phosphorus for n type! Energy 2 kev; Dose: 5 X 10 15 atoms/cm 2! Anneal at 950 o C + N 2 and O 2 to activate ions and provide AC coupling 9

Silicon Pad Detector Step 4A: Time of Flight - Secondary Ion Mass Spectroscopy (ToF-SIMS)! Doping profile from Plasma Immersion Ion Implantation.! Concentration of activated charge carriers and junction depth after annealing. Boron Doping Profile Phosphorus Doping Profile 10

11 Silicon Pad Detector Step 5: Metallization! Equipment: 4-Target e-beam Evaporator Aluminized wafer! Al deposition! 500 nm on P + doping side! 250 nm on back contact i.e. N + side! To avoid absorption and deterioration of energy resolution due to energy straggling! Aluminum spikes are much less likely observed in crystal with orientation <111> than on <100> surfaces

Silicon Pad Detector Step 6: Photolithography (PLG Level 2)! Double sided mask aligner; Patterning of Al! Exposure 70 mj/cm 2! Sample developing Al etchant (Acetic acid + Nitric Acid + Phosphoric Acid) 12 Silicon Pad Detector

Silicon Strip Detector Single sided strip detector! n-si wafer, 250 ±10 µm, Resistivity (ρ) = 3-5 kωcm! 2 cm X 2 cm sensor, 1.92 X 1.92 cm 2 active area! 50 µm pitch, 384 strips! Biasing methods,! polysilicon biasing (radiation hard, extra PLG)! punch through biasing (chipper) 13

14 Summary #" The fabrication of two wafers (32 sensors) have been completed for Silicon Pad Detector. #" Plasma Immersion Ion Implantation process gives doping concentration of ~10 15 atoms/cm 3 for boron and phosphorus. " Preliminary characterization and development of electronic readout system is in run. " The fabrication of Silicon Strip Detector is in process. # Thank You

15 Backup Slides

16 Landau Distribution! Energy deposition is non-deterministic and statistical fluctuation are very asymmetric

17 Characterization! Keithley 2410 source meter for IV measurement and Keithley 4200 SMU for capacitance measurement

Silicon Strip Detector Poly-Silicon Biasing! Deposition of poly-crystalline silicon between p+ implants and a common bias line.! Typical sheet resistance of up to R s 4 kω/sq. Depending on width and length a resistor of up to R 20 MΩ is achieved (R = R s length/width).! Drawback: Additional production steps and photo lithographic masks required. 18

Silicon Strip Detector Punch Through Biasing! Punch through effect: the increase of the depletion zone with increasing bias voltage (V pt = punch through voltage).! Advantage: No additional production steps required. 19 1.) 2.) 3.)