Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps

Similar documents
Materials stability, band alignment and defects in post-si CMOS nanoelectronics

Doping and Oxidation

"Plasma CVD passivation; Key to high efficiency silicon solar cells",

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

EE 143 CMOS Process Flow

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

ATOMIC LAYER DEPOSITION OF 2D TRANSITION METAL DICHALOGENIDES

200mm Next Generation MEMS Technology update. Florent Ducrot

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Oxidation of Silicon

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

3.46 OPTICAL AND OPTOELECTRONIC MATERIALS

Review Literature for Mosfet Devices Using High- K

MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Fairchild Semiconductor Application Note June 1983 Revised March 2003

METAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics

Silicon DRIE vs. Germanium DRIE A Comparison in the Plasmatherm VLN

The next thin-film PV technology we will discuss today is based on CIGS.

Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2

Wet Processing Techniques for Achieving Ultra-shallow Junctions in Future CMOS Devices

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Passivation of SiO 2 /SiC Interface with La 2 O 3 Capped Oxidation

An advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates.

MOS Gate Dielectrics. Outline

Hei Wong.

Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods

FABRICATION OF GaAs DEVICES

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

New Materials and Processes for Advanced Chip Manufacturing

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Hafnium silicate and nitrided hafnium silicate as gate dielectric candidates for SiGe-based CMOS technology

Materials Characterization

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

CHARACTERIZATION OF HAFNIUM OXIDE FILM DEPOSITED USING ATOMIC LAYER DEPOSITION SYSTEM

Area-selective atomic layer deposition for self-aligned fabrication

Passivation of InAs and GaSb with novel high dielectrics

New Materials as an enabler for Advanced Chip Manufacturing

Transparent oxides for selective contacts and passivation in heterojunction silicon solar cells

Silicon Wafer Processing PAKAGING AND TEST

Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

Low D it High-k/In 0.53 Ga 0.47 As Gate Stack with CET down to 0.73 nm and Thermally Stable Silicide Contact by Suppression of Interfacial Reaction

Ultra High Barrier Coatings by PECVD

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

Amorphous Materials Exam II 180 min Exam

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers

WET AND SICONI CLEANING SEQUENCES FOR SiGe EPITAXIAL REGROWTH

Len Feldman, Presenter Rutgers University and Vanderbilt University. Additional Support: NSF, SRC and DTRA

Materials stability, band alignment and defects in post-si CMOS nanoelectronics

Lecture Day 2 Deposition

Characterization of Nanoscale Electrolytes for Solid Oxide Fuel Cell Membranes

Radiation Tolerant Isolation Technology

VLSI Technology. By: Ajay Kumar Gautam

Examples of dry etching and plasma deposition at Glasgow University

Dublin City University School of Physical Sciences

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

Materials Perspective on Interconnects

Amorphous and Polycrystalline Thin-Film Transistors

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Study on the hydrogenated ZnO-based thin film transistors

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Instructor: Dr. M. Razaghi. Silicon Oxidation

Fabrication of MoS 2 Thin Film Transistors via Novel Solution Processed Selective Area Deposition

Development of Low Temperature Oxidation Process Using Ozone For VlSI

MICROCHIP MANUFACTURING by S. Wolf

Organic Light-Emitting Diodes. By: Sanjay Tiwari

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Low temperature deposition of thin passivation layers by plasma ALD

Chapter 5 Thermal Processes

Uniformity and passivation research of Al 2 O 3 film on silicon substrate prepared by plasma-enhanced atom layer deposition

Scanning Transmission Electron Microscopy of Thin Oxides

Atomic Layer Deposition of Novel High Dielectric Constant Materials

Crystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Copyright Warning & Restrictions

ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water

Change in stoichiometry

Analysis of blister formation in spatial ALD Al2O3 for silicon surface passivation in photovoltaics

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Optical Constants of Ge and GeO 2 from Ellipsometry

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Hafnium -based gate dielectrics for high performance logic CMOS applications

Chapter 3. In this chapter, we use sol-gel method to combine three high-k precursors, i.e. HfCl 4, ZrCl 4 and SiCl 4 together to form hafnium silicate

Manipulation and control of spatial ALD layers for flexible devices. Aimcal Memphis 2016; Edward Clerkx

Characterization of Interfacial Oxide Layers in Heterostructures of Hafnium Oxides Formed on NH 3 -nitrided Si(100)

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Transcription:

Aqueous Ammonium Sulfide Passivation and Si 1-x Ge x MOSCaps Lauren Peckler 1, Stacy Heslop 2, and Anthony Muscat 1 1 Department of Chemical & Environmental Engineering, University of Arizona 2 Department of Chemistry, University of Arizona 1

Motivation Ge and SiGe are alternatives to Si for CMOS devices owing to their smaller bandgap and increased hole mobility. Incorporating Ge into SiGe films can be used to tune material properties. Ge oxides form readily and the interface contains a high density of defects. SiGe with < 50% Ge has been integrated into current Si semiconductor manufacturing. SiGe with > 50% Ge has been difficult to integrate. Sulfur chemistry is accepted by industry for passivation. 2

Chemistry on the SiGe surface lead to poor MOSCap performance Surface Chemistry Dangling Bonds Native Oxides Ge GeO x GeO 2 SiO 2 Si 1-x Ge x Silicon (p-type) Electrical/Device Defects Electronic states appear between band gap Poor nucleation of oxide layer Poor control and repeatability in device manufacture Multiple dielectrics 3

Goals 1. Remove oxides from SiGe surface and passivate Ge dangling bonds with (NH 4 ) 2 S chemistries to: Reduce interface defects between SiGe and high k dielectric Si 1-x Ge x (x = 0.25) Minimize defects in bulk layer of dielectric Minimize electric oxide thickness 2. Compare 25% and 75% Ge substrates Si 1-x Ge x (x = 0.75) 4

Removing Oxides and Forming Ge-S Remove oxides through wet chemistry clean* Bond Ge dangling bond to S with (NH 4 ) 2 S* Control Treatment SC-1: 1:1:500, RT, 2 min UPW, 1 min, Slow dry with N 2 (~30 s) (NH 4 ) 2 S Treatment (Control) Acidic Treatment (Control) HF:HCl:H 2 O (1:3:300) 5 min *Coupon Size Samples: 1 x 1 cm 2 (NH 4 ) 2 S:H 2 O (1:100) 20 min (NH 4 ) 2 S:HF:HCl: H 2 O (1:0.15:0.15:100) 20 min 5

A Study of Two Surfaces and Two MOSCaps Si 1-x Ge x (x = 0.25) Si 1-x Ge x (x = 0.75) Surface Surface ~40 nm Si 1-x Ge x (x = 0.25) ~180 nm Si 1-x Ge x (x = 0.75) Silicon (p-type) Silicon (p-type) MOSCap MOSCap 6

Si 1-x Ge x (x = 0.25) Chemical & Electrical Characterization 7

On Si 1-x Ge x (x = 0.25) Ge-S not detected with (NH 4 ) 2 S treatment. (NH 4 ) 2 S Treatment Control Treatment 8

Ge-S is detected with acidic (NH 4 ) 2 S (1:100 v/v) treatment, as well as oxides. Acidic Treatment Acidic Non-Acidic Control Treatment 9

Acidic treatment reduces defects and capacitance. Control Treatment (NH 4 ) 2 S Treatment Log Scale Acidic Treatment Flatband shift possibly due to thickness of dielectric layer. 10

Si 1-x Ge x (x = 0.75) Chemical & Electrical Characterization 11

On Si 1-x Ge x (x = 0.75) Ge-S and oxides detected after (NH 4 ) 2 S treatment. 12

Ge-S and oxides correlate to less capacitance. Control Treatment, 75% Ge (NH 4 ) 2 S Treatment, 75% Ge Acidic Treatment, 75% Ge 13

(NH 4 ) 2 S treatments decrease interface defects at valence band edge for both substrates. Control Treatment, 75% Ge (NH 4 ) 2 S Treatment, 75% Ge Acidic Treatment, 75% Ge Control Treatment, 25% Ge (NH 4 ) 2 S Treatment, 25% Ge Log Scale Acidic Treatment, 25% Ge 14

Additional Studies on S Desorption, Surface Variation, Repeatability, and Time 15

Checking S desorption after ALD Al/O = 0.71 Sulfide? Si 1-x Ge x (x = 0.75) Silicon (p-type) a 15 min 170 C Sulfide? Si 1-x Ge x (x = 0.75) Silicon (p-type) a 10 cycles TMA & H 2 O 170 C Al 2 O 3 Sulfide? Si 1-x Ge x (x = 0.75) Silicon (p-type) a 16

Surface variation on Si 1-x Ge x (x = 0.25) observed through D it Control Treatment (NH 4 ) 2 S Treatment Log Scale Acidic Treatment Micron scale capacitors on coupon 17

Between three sets of Si 1-x Ge x (x = 0.25) MOSCaps D it trend does not hold. Meta l SiGe (25%) Control Treatment (NH 4 ) 2 S Treatment Acidic Treatment Log Scale Three sets of coupons 18

Interface defects increase with time. Log Scale Control Treatment, Time 1 Control Treatment, Time 2 (NH 4 ) 2 S Treatment, Time 1 (NH 4 ) 2 S Treatment, Time 2 Acidic Treatment, Time 1 Acidic Treatment, Time 2 Time 2 Time 1 = 5 months 19

SEM Image of Si 1-x Ge x (x = 0.25) MOSCap Control treatment Pre annealing Thicknesses for metal layers are not expected. Metal layers are indistinguishable. Metal SiGe (25%) 20

Conclusions Ge-S forms on both Si 1-x Ge x (x = 0.25, 0.75) in either the (NH 4 ) 2 S or the (NH 4 ) 2 S + Acid solution. Oxides regrow faster on both Si 1-x Ge x (x = 0.25, 0.75) when S is present on the surface. D it reduction could be caused by Ge-S bond and/or oxide formation. MOSCap repeatability and surface homogeneity varies significantly between the two SiGe substrates. Interface defects increase with age on the Si 1-x Ge x (x = 0.25) surface. 21

Future Work Form Ge-S without oxide regrowth by nonaqueous solutions and gas phase deposition. Improve D it analysis with series resistance correction. Improve metal contact deposition with calibration and switch to thermal deposition. Deposit thinner layers of high k to reduce flat band shift. 22