Document version 1.1 September 2012

Similar documents
HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Diffusion/Anneal SOP Page 1 of 12 Revision

PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

Czochralski Crystal Growth

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

Report 2. Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao. Steps:

Fabrication Technology

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

CHAPTER 8: Diffusion. Chapter 8

Chapter 5. UEEP2613 Microelectronic Fabrication. Diffusion

Graduate Student Presentations

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Lab 2: PWELL Lithography and Diffusion

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Doping and Oxidation

Lab 1: Field Oxide. Overview. Starting Wafers

Why silicon? Silicon oxide

Chapter 5 Thermal Processes

Nitride Deposition SOP Page 1 of 14 Revision

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

Section 4: Thermal Oxidation. Jaeger Chapter 3

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Doping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska

2. High Efficiency Crystalline Si Solar Cells

EE 432 CyMOS process PWELL Photolithography and Diffusion Feb. 23th 2017

Chapter 2 Crystal Growth and Wafer Preparation

Lab IV: Electrical Properties

COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY. (Subject Code: 7EC4)

EE 432/532 CyMOS process PWELL Lithography & Diffusion Feb 24, 2016

Physics and Material Science of Semiconductor Nanostructures

Lab #2 Wafer Cleaning (RCA cleaning)

1. Introduction. What is implantation? Advantages

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Be careful what you wish for

The lowest quality of silicon is the so- called metallurgical silicon. The source material of making metallurgical silicon is quartzite.

Total Points = 110 possible (graded out of 100)

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Chapter 3 Silicon Device Fabrication Technology

MICROCHIP MANUFACTURING by S. Wolf

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film

Instructor: Dr. M. Razaghi. Silicon Oxidation

The Physical Structure (NMOS)

EE 330 Lecture 12. Devices in Semiconductor Processes

Amorphous and Polycrystalline Thin-Film Transistors

PY2N20 Material Properties and Phase Diagrams

Solar Energy Research Institute of Singapore (SERIS), National University of Singapore (NUS), Singapore

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

Semiconductor Technology

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Fabrication Technology, Part I

Plasma-Enhanced Chemical Vapor Deposition

CMOS Manufacturing process. Design rule set

Chapter 2 Manufacturing Process

Chapter 7 Polysilicon and Dielectric Film Deposition

Oxidation SMT Yau - 1

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Thermal Evaporation. Theory

This Appendix discusses the main IC fabrication processes.

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

INTEGRATED-CIRCUIT TECHNOLOGY

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

EE 330 Lecture 9. IC Fabrication Technology Part 2

MOSFET. n+ poly Si. p- substrate

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

POLYIMIDE BAKE PROCESSING SYSTEM YES-550PB6/8/12-2P-CP

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Physical Vapor Deposition (PVD) Zheng Yang

CyMOS process Spring 2016 Iowa State University

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, mm thick Current industrial standard 300 mm

Mostafa Soliman, Ph.D. May 5 th 2014

SiC crystal growth from vapor

Junction formation in Ge by coimplant. and pre-heating techniques

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Non-contractual document, specifications subject to change without notice.

Problem 1 Lab Questions ( 20 points total)

PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

Isolation Technology. Dr. Lynn Fuller

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

EECS130 Integrated Circuit Devices

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Supporting Information

Transcription:

Tool Identifier Boron, Phosphorous diffusion furnaces Document version 1.1 September 2012 Documented by Karthick Murukesan SAMPLE PREQUIREMENT: Sample should be either RCA cleaned or Piranha cleaned before being introduced in the furnace. This has to be strictly followed STANDARD OPERATING PROCEDURE Dopant Diffusion Two chambers are dedicated to dopant introduction using Carborundum/St. Gobain Planar Diffusion Sources (PDS). The PDS boron source wafers (boron nitride) are oxidized to form a B 2 O 3 layer prior to a predeposition run. It is the boric oxide which has a significant vapour pressure at the diffusion temperatures. B 2 O 3 reacts with silicon to form SiO 2 with an extremely high concentration of boron. The wafers used for phosphorus predeposition are made with SiP 2 O 7 in a fine SiO 2 lattice. The SiP 2 O 7 decomposes at diffusion temperatures to form P 2 O 5 which vaporizes and reacts with silicon. EQUIPMENT SPECIFICATIONS 1. Naturally cooled open tube diffusion furnace. 2. Available gases: O 2, N 2. 3. Ability to process up to (about 6) 2" wafers simultaneously 4. Max Temp: 1200 C. 5. Process tube inside diameter: 3 inch. Start Up 1. Turning on necessary gases. First open the cylinders (O 2 or N 2 ) at the micro 1 service corridor, set the line pressure to 4 bar (sometimes varies depending upon the number of instruments using the same cylinder simultaneously).

The gas flowing into the furnace can be controlled by mass flow controllers present near the tube. 2. Switch on the chillers & exhaust (2exhausts one below the pass box, second near the litho exhaust fixed on wall) of the furnace. 3. Open water inlet corresponding to furnace for cooling. 4. Flip the furnace power switch (to power the heating coils). 5. Flip the furnace control power switch (to power the control unit of the furnace). 6. Now the temperature requirements of centre, right, left zones of the furnace can be set (ramp up rate, mode of ramping up can also be set). Running 1. Manually open the door of load in chamber, load your wafers (typical load in temperature is 700 o c) and wait for the tubes to reach the desired temperature (see control panel display to check current temperature). 2. Check that only nitrogen is flowing in the furnace when loading. 3. Use the appropriate long pull rod to slowly push the boat until centre of tube (approximately 30 seconds to reach the centre of the furnace). Each furnace has its own long pull rod. 4. Carry on the process for your required time and ramp down the furnace to the unloading temperature (700 800 o C and unload the wafers. Shut Down 1. Unload your wafers and the boats after your process (boats may be kept inside the tube itself). 2. Close the furnace door. 3. Switch off the furnace power (as it is naturally cooled). 4. Set the furnace for ramp down to room temperature. 5. Once the temperature becomes less than 300 in all the zones, Then the gases can be closed. 6. Then the water lines & exhaust can be switched off (Chiller is 24*7 on). SAFETY INSTRUCTIONS & PRECAUTIONS 1. When working with the furnaces makes sure you are wearing the appropriate gloves. 2. Don t use metal tweezers to handle the solid diffusion sources. 3. During loading and unloading the wafers, wear goggles and facemasks. The loading and unloading temperatures are quite higher of the order of 700-800 degree Celsius and there may be do pant vapours coming out of the furnace as you. 4. Never touch the hot furnace components and the wafers with gloves as it will contaminate the furnace.

INFORMATION SHEET BORON AND PHOSPHOROUS DIFFUSION FURNACES Boron diffusion furnace (Si-2 inch) Type: solid source diffusion. Phosphorous diffusion furnace (Si-2inch) Type: solid source diffusion. Planar Diffusion Source BN 975(Saint Gobain) Sheet resistance Range attainable. 5-500 ohm/square Planar Diffusion source PH 1025 (Saint Gobain) PH 900 (Saint Gobain) Sheet resistance range attainable 5-25ohm/square. 15-150 ohm/square Diffusion steps 1. Predepositon 2. Drive in (if required) Predeposition time and drive in time should be specified by the user depending upon the requirement. Solid sources available with us now can be activated and give uniform doping at temperatures greater than 825 degree Celsius. It may require two to three runs to get repeatable confirmed values. Reference: www.saintgobain.com. System owner/au Karthick Murukesan Email: karthick31388@gmail.com Mobile: +91-9920732851. Authorised user for Phosphorus diffusion furnace: Bandana singha Department of Energy Science Amrutha Department of Energy science Materials allowed Silicon (for other materials you can contact Professor BM Arora).

Training For training please contact system owner. LOG BOOK: Please make an entry in the log book. UNDERSTANDING THE PROCESS OF DIFFUSION Introducing controlled amount of chemical impurities in silicon crystal lattice is diffusion. Interstitial, substitutional, inter change and combined diffusion are the various forms by which the diffusion of the dopant atoms can happen. Two step diffusion method is followed, Predeposition phase - diffusion from constant source and drive in phase diffusion from the instantaneous source. Step 1: Predeposition (dose control): a shallow region of impurity is introduced near the surface of the wafer. Step 2: Drive-in (Profile control): The impurities are driven deeper into the wafer. The solid diffusion sources as supplied by saint gobain available with us are Boron PDS BN F39450 used 775 to 1000 degree centigrade - sheet resistance range 20-500 ohm-cm. Phosphorous-Ntype-PDS PH 1025 used 975 to 1025 degree celsius--- sheet resistance range 3 to 25 ohm-cm. Controlling parameters: A)Diffusion time (t -secs), B)Diffusion temperature(t degree celsius) controls diffusivity(d -cm^2 /sec) controls Solid solubility limit (N01-atoms/cm^3)

N 01 -surface concentration, D-diffusion coefficient( can be obtained from preobtained experimental plots varying as the function of Diffusion temperature. Predeposition phase (Diffusion from inexhaustible dopant source): The solution to the diffusion equation assuming the zero applied electric field subjecting it to the boundary conditions C(x,0)=0, C(0,t)=N 01, C(,t)=0. Matches the complementary error function complex function and hence erfc term comes in the formula. N( x, t) N01* erfc 2 x Dp* tp Q 2* N01* Dp* tp 3.14 N01 - Solid solubility limit or surface concentration (atoms/cm 3 ). Dp - Diffusion coefficient corresponding to predeposition temperature (cm 2 /sec) Tp - Predeposition time (seconds). Q - Quantity of matter diffused after predeposition (atoms/cm 2 ). Erfc - Mathematical error function values. X - Depth of wafer in microns.

In the predeposition cycle the circular solid discs rich in phosphorous at high temperatures at about 975 Celsius emits phosphorous pent oxide vapors which are carried by the inert nitrogen carrier gas and they react with the silicon surface to form phosphosilicate glass which gets deposited over the wafer and this acts as the inexhaustible dopant source as long the solid dopant sources are available and thus in this phase we mainly control the number of dopant atoms diffused in the substrate rather than the depth to which the dopant atoms have diffused. In the open tube diffusion system the partial pressure of the dopant atoms in the carrier gas is very high so that it reaches the solid solubility limit. Once it reaches this limit it does not follow the Henry s law according to which if there is no resistance to the transport of the impurity from the gas to the solid surface the surface concentration C s in the solid will be in equilibrium with the partial pressure of the impurity in the gas and hence after reaching the solid solubility limit by varying the partial pressure we will not be able to increase the surface concentration above that limit. Drive in Phase: N(x, t)= Where Q x e ( 3.14 Dd td 2 Dd td Dd - Diffusion coefficient corresponding to the drive in temperature (atoms/cm2). Td - Drive in diffusion time (seconds). 2 )

Q - Quantity of matter diffused in the predeposition phase. X - Depth of wafer in microns. N(x,t) - Dopant concentration (atoms/cm3). This involves the redistribution of the dopant deeper into the silicon and is constant source (dopant atoms diffused during the predep phase) diffusion the diffusion length in the drive in phase for the impurities is several time greater than in the predeposition phase and here the depth and the profile control is possible by varying the temperature and the drive in time the surface concentration will not be constant as in this case.