Lab2 Scan Chain Insertion and ATPG Using DFTADVISOR and FASTSCAN. Pro: Chia-Tso Chao TA: Yu-Teng Nien
|
|
|
- Theresa Washington
- 5 years ago
- Views:
Transcription
1 Lab2 Scan Chain Insertion and ATPG Using DFTADVISOR and FASTSCAN Pro: Chia-Tso Chao TA: Yu-Teng Nien
2 Outline Introduction Dftadvisor Fastscan Mix Flow Lab 2
3 Outline Introduction DFTADVISOR FASTSCAN Mix Flow Lab 3
4 Introduction This lab focuses on ATPG results from different tools: Mentor Graphic and Synopsys. Dftadvisor is used to insert scan chain (basically replace FF with scan FF). Fastscan is used to do ATPG and fault simulation. 4
5 Insert Scan and ATPG Flow 5
6 Input/Output Files Simulation Library adk.atpg Dftadvisor Scanned Circuit design_scan.v Fastscan Circuit Netlist design.v Scan Chain Information design_scan.dofile design_scan.testproc Simulation Testbenches ATE Vectors Fault Reports 6
7 Outline Introduction DFTADVISOR FASTSCAN Mix Flow Lab 7
8 Invoke DFTADVISOR Read in Verilog source file and assign library file. $ dftadvisor pre_norm_noscan.v -verilog -lib l90sprvt.atpg -nogui 8
9 Specify Clock Clocks are primary input signals that asynchronously change the state of sequential logic elements. SETUP> add_clocks 0 clk specify state which cannot affect output 9
10 Setup Test Logic Configuration Set scan methodology. Mux_scan : mux-dff Lssd : level sensitive DFF Clocked_scan : clocked-signal SETUP> set_scan_type m Test logic options-- make clock lines controllable to get a scannable design. SETUP> set_test_logic -clock on -reset on Non-scannable Scannable 10
11 Scan Insertion Enter DFT mode. SETUP> set_system_mode dft Perform scan. DFT> run Report detailed statistics report. DFT> report_statistics 11
12 DRC Rules General Rules Procedure Rules Scan Chain Trace Rules Scan Cell Data Rules Clock Rules Ram Rules BIST Rules EDT Rules Timing Rules 12
13 Insert Scan Chain and View Report Set # of scan-chains to insert and do so. DFT> insert_test_logic -number 10 Report scan-chain information. DFT> report_scan_chains DFT> report_test_logic 13
14 Output Scanned Design for ATPG Write out files and exit DFTADVISOR DFT> write netlist pre_norm_scan.v -verilog -replace DFT> write_atpg_setup pre_norm_scan -replace DFT> exit.dofile : setup information.testproc : procedure file 14
15 Outline Introduction DFTADVISOR FASTSCAN Mix Flow Lab 15
16 Invoke Fastscan specify scannable Verilog file and library file. $ fastscan pre_norm_scan.v -verilog -lib l90sprvt.atpg -nogui 16
17 Read Setup Information Read setup information from Dftadvisor. SETUP> dofile pre_norm_scan.dofile Enter atpg mode. SETUP> set_system_mode atpg Setup fault type: stuck, IDDQ, toggle, transition. ATPG> set_fault_type stuck 17
18 Generate Patterns Uses '-auto' option to Analyze the design. Suggest the best settings possible to generate the most compact patterns with the highest coverage within the lowest time. ATPG> create_patterns -auto 18
19 Generate Patterns Without auto option, you can specify your own configurations using these commands : set_atpg_limits -cpu_seconds [integer] -test_coverage [real] -pattern_count [integer] set_atpg_compression on abort_limit [integer] identify_redundant_faults ATPG> create_patterns 19
20 View Report Report simulation result and faults. ATPG> report statistics ATPG> report faults -all 20
21 Result(1/2) // Simulation performed for #gates = #faults = // system mode = ATPG pattern source = internal patterns // // #patterns test #faults #faults # eff. # test process RE/AU/abort // simulated coverage in list detected patterns patterns CPU time // deterministic ATPG invoked with comb/seq abort limit = 300/100 // sec 224/0/0 // % sec // sec 1423/0/0 // % sec // sec 2342/0/0 // % sec // sec 3192/0/0 // % sec // sec 3609/0/0 // % sec // sec 3609/0/0 // % sec // sec 3609/0/0 // % sec // sec 3609/0/0 // % sec 21
22 Result(2/2) Statistics report Fault Classes #faults (total) FU (full) UO (unobserved) 9 ( 0.15%) DS (det_simulation) 5393 (88.73%) DI (det_implication) 540 ( 8.88%) UU (unused) 16 ( 0.26%) RE (redundant) 118 ( 1.94%) AU (atpg_untestable) 2 ( 0.03%) Coverage test_coverage 99.81% fault_coverage 97.61% atpg_effectiveness 99.85% #test_patterns 180 #simulated_patterns 224 CPU_time (secs)
23 Fault Types(1/3) AU : Atpg_untestable Due to pin constraint or insufficient sequential depth cause testable faults become atpg_untestable FU : Full TE : Testable DT : Detected 23
24 Fault Types(2/3) UT: Untestable Faults which no pattern can exist to either detect or possible-detect them, such as unused pins UD : Undetected Faults cannot be proven untestable or ATPG_untestable RE : Redundant 24
25 Fault Types(3/3) UU: usused All faults unconnected to any circuit observation point BL: blocked Faults which logic blocks all paths to an observation point TI:tied Point of the fault value is always same (and-gate with complementary inputs) 25
26 Test Coverage Formula Comparation Tmax possible detected default 50% DT ( PT *posdet_credit ) test _ coverage all _ faults ( UD AU *au_credit ) Fastscan test_cover age DT ( PT * posdet_credit ) *100 testable default 50% default 0 fault_cove rage DT ( PT * posdet_credit ) full *100 ATPG_effec tiveness DT UT AU PU ( PT full * posdet_credit ) *100 Testable=DT+PT+AU+UD Untestable=UU+TI+BL+RE 26
27 Save Patterns Save patterns just generated. The response of ATE saved in s38584_seq_ate.pat Various format including binwgl, ctl2005, stil2005, stil999, Verilog, VHDL, wgl, zycad, tstl2, utic. ATPG> save patterns pre_norm_scan.pat -verilog proc replace ATPG> save patterns pre_norm_scan_tstl2.pat -TSTL2 rep ATPG> exit Toshiba Standard Tester Interface Language 2 27
28 Outline Introduction DFTADVISOR FASTSCAN Mix Flow Lab 28
29 Testing Flow Synopsys Design Compiler is better in mapping from RTL code to gate-level circuit. Some cases in industry field use Design Compiler to synthesize RTL code and use Fastscan to perform ATPG and fault simulation. 29
30 Input/Output Files Simulation Library tsm18.v libcomp DC Scanned Circuit design_scan.v Fastscan Circuit Netlist design.v Scan Chain Information design_scan.stil stil2mgc Simulation Testbenches ATE Vectors Fault Reports 30
31 Input Files Required from Design Compiler s Flow Library file needs to be converted. From.v to.atpg The detail information about scanned circuit need to be converted. From.stil to.dofile Scanned code. 31
32 Convert STIL File Using command 'stil2mgc' to convert STIL file into dofile and test procedure file for Fastscan. $ stil2mgc pre_norm_scan.stil It will generate pre_norm_scan.stil.do and pre_norm_scan.stil.proc 32
33 Performing ATPG using FASTSCAN Read scanned circuit and library from design compiler to perform ATPG. $ fastscan pre_norm_scan.v -verilog -lib l90sprvt.atpg -nogui SETUP> dofile pre_norm_scan.stil.do SETUP> set_system_mode atpg ATPG> create_patterns -auto ATPG> report_statistics 33
34 Outline Introduction DFTADVISOR FASTSCAN Mix Flow Lab 34
35 Lab Goal Compare test coverage, number of patterns and run time during ATPG using flows in DC+TMAX and DFTA+FS and DC+FS. You need to run in circuits pre_norm.v, and show the results like next slide. 35
36 Result Total Faults Test Coverage # of Patterns Run time DC + TMAX % s DFTA + FS % s DC + FS % s 36
37 References Mentor Graphic User Guide Synopsys TetraMax User Guide 37
Lab2 Scan Chain Insertion and ATPG Using DFTADVISOR and FASTSCAN. Pro:Chia-Tso Chao TA:Szu-Pang Mu Chien Hsueh Lin 2015/05/26
Lab2 Scan Chain Insertion and ATPG Using DFTADVISOR and FASTSCAN Pro:Chia-Tso Chao TA:Szu-Pang Mu Chien Hsueh Lin 2015/05/26 Outline Introduction Dftadvisor Fastscan Mix Flow Lab Outline Introduction DFTADVISOR
13. Back-End Design Flow for HardCopy Series Devices
13. Back-End esign Flow for HardCopy Series evices H51019-1.4 Introduction This chapter discusses the back-end design flow executed by the HardCopy esign Center when developing your HardCopy series device.
Section II. HardCopy Design Center Migration Process
Section II. HardCopy Design Center Migration Process This section provides information about software support for HardCopy Stratix devices. This section contains the following: Chapter 3, Back-End Design
ADVANCED VLSI COURSE IN PHYSICAL DESIGN
ADVANCED VLSI COURSE IN PHYSICAL DESIGN Course covers all advanced topics as prescribed by industry requirements Address: #11, 1st Floor, JCR Tower, Anantha Ram Reddy Layout, Behind Vinyaka Skoda Showroom,
Digital Design Methodology (Revisited)
Digital Design Methodology (Revisited)! Design Methodology " Design Specification " Verification " Synthesis! Technology Options " Full Custom VLSI " Standard Cell ASIC " FPGA CS 150 Spring 2007 - Lec
5. Quartus II Support for HardCopy Stratix Devices
5. Quartus II Support for HardCopy Stratix Devices H51014-3.4 Introduction Altera HardCopy devices provide a comprehensive alternative to ASICs. HardCopy structured ASICs offer a complete solution from
Digital Testing. Lecture 8: Testability Measures
Digital Testing Lecture 8: Testability Measures Instructor: Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from lecture notes prepared by the book authors Sharif
Tutorial for Verilog Synthesis Lab (Part 2)
Tutorial for Verilog Synthesis Lab (Part 2) Before you synthesize your code, you must absolutely make sure that your verilog code is working properly. You will waste your time if you synthesize bad code!
FORMAL PROPERTY VERIFICATION OF COUNTER FSM AND I2C
FORMAL PROPERTY VERIFICATION OF COUNTER FSM AND I2C SNEHA S 1, ROOPA G 2 1 PG Student, Dept. of Electronics and Communication Engineering, Nagarjuna College of Engineering, Bengaluru Karnataka Email: sneha44enz@gmail.com
Frontend flow. Backend flow
This section intends to document the steps taken in the first stage of this dissertation. In order to understand the design flow used by Synopsys HARDIP team, a PLL design was made, covering all the stages
8. Description, Architecture, and Features
8. Description, Architecture, and Features H51007-2.3 Introduction HardCopy APEX TM devices extend the flexibility of high-density FPGAs to a cost-effective, high-volume production solution. The migration
11. Timing Closure in HardCopy Devices
11. Timing Closure in HardCopy Devices qii52010-2.0 Introduction Timing analysis is performed on an FPGA design to determine that the design s performance meets the required timing goals. This analysis
FPGA Programming. Tutorial. Wojciech Jalmuzna Technical Univeristy of Lodz
FPGA Programming Tutorial Wojciech Jalmuzna Technical Univeristy of Lodz INTRODUCTION What is an FPGA Short FPGA History Programming Language vs. Hardware Description Language Conclusions? Files can be
Overview. Design flow. Back-end process. FPGA design process. Conclusions
ASIC Layout Overview Design flow Back-end process FPGA design process Conclusions 2 ASIC Design flow 3 Source: http://www.ami.ac.uk What is Backend? Physical Design: 1. FloorPlanning : Architect s job
Rethinking SoC Verification Enabling Next-Generation Productivity & Performance
White Paper Rethinking SoC Verification Enabling Next-Generation Productivity & Performance March 214 Rebecca Lipon Senior Product Marketing Manager, Synopsys Introduction The introduction of the iphone
ECE 545 Lecture 10. FPGA Design Flow. George Mason University
ECE 545 Lecture 10 FPGA Design Flow George Mason University FPGA Design process (1) Design and implement a simple unit permitting to speed up encryption with RC5-similar cipher with fixed key set on 8031
1. Explain the architecture and technology used within FPGAs. 2. Compare FPGAs with alternative devices. 3. Use FPGA design tools.
Higher National Unit Specification General information for centres Unit code: DG3P 35 Unit purpose: This Unit is designed to enable candidates to gain some knowledge and understanding of the architecture
Philip Simpson. FPGA Design. Best Practices for Team-based Design
FPGA Design 5 Philip Simpson FPGA Design Best Practices for Team-based Design Philip Simpson Altera Corporation San Jose, CA 95134 USA Feilmidh@sbcglobal.net ISBN 978-1-4419-6338-3 e-isbn 978-1-4419-6339-0
Testability Analysis
Testability Analysis 1 Why Testability Analysis? Need approximate measure of: Difficulty of setting internal circuit lines to 0 or 1 by setting primary input values. Difficulty of observing internal circuit
Mentor Graphics Higher Education Program
Mentor Graphics Higher Education Program Infrastructures for Education EWME Panel Session 5/30/08 Ian Burgess Design for Globalization 2 A Simplified View of the EDA Market Concept to Verified RTL Functional
HX5000 Design Flow and Infrastructure. Honeywell and Synopsys Enable Next Generation Rad-Hard ASICs
HX5000 Design Flow and Infrastructure Honeywell and Synopsys Enable Next Generation Rad-Hard ASICs Overview Radiation-hardened application specific integrated circuits (ASICs) can now achieve extremely
4. Back-End Timing Closure for HardCopy Series Devices
4. Back-End Timing Closure for HardCopy Series Devices H51013-2.4 Introduction Back-end implementation of HardCopy series devices meet design requirements through a timing closure process similar to the
VHDL Introduction. EL 310 Erkay Savaş Sabancı University
VHDL Introduction EL 310 Erkay Savaş Sabancı University 1 What is VHDL? VHDL stands for VHSIC Hardware Description Language VHSIC =Very High-Speed Integrated Circuit Initialized by US DoD as a sponsored
SCOAP circuit topological analysis CC0 CC1 SC0 SC1
Overview ECE-470 Digital Design II Testability Measures Testability measures: powerful heuristic used during test generation Purpose and origins SCOAP measures Combinational circuit example Sources of
ECE 699: Lecture 2. ZYNQ Design Flow
ECE 699: Lecture 2 ZYNQ Design Flow Required Reading The ZYNQ Book Chapter 3: Designing with Zynq ( How do I work with it? ) Xcell Journal Xilinx Unveils Vivado Design Suite for the Next Decade of All
RTL Market Trends 2015 Opportunities in RTL RTL Market Trends 2015 Opportunities in RTL CONSULTING IN ELECTRONIC DESIGN TABLE OF CONTENTS Page Title 1... Introduction 2014 RTL and Below Market Overview
Physical Level Design using Synopsys
1 Physical Level Design using Synopsys Jamie Bernard, Student MS CpE George Mason University Abstract Very-Large-Scale-Integration (VLSI) of digital systems is the foundation of electronic applications
Expanding the Reach of Formal. Oz Levia November 19, 2013
Expanding the Reach of Formal Oz Levia November 19, 2013 Agenda Jasper Our Product Strategy and Apps Design Coverage App What will it mean to you? Page 2 2013, Jasper Design Automation All Rights Reserved.
L-3 Fuzing & Ordnance Systems 59 th Annual Fuze Conference May 5, 2016
L-3 Fuzing & Ordnance Systems 59 th Annual Fuze Conference May 5, 2016 L - 3 FUZING & ORDNANCE SYSTEMS PUBLIC DOMAIN. This document consists of general capabilities information that is not defined as controlled
Design and Implementation of Genetic Algorithm as a Stimulus Generator for Memory Verification
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 9, September, 2015, PP 18-24 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Genetic
ECE 448 Lecture 9. FPGA Design Flow. George Mason University
ECE 448 Lecture 9 FPGA Design Flow George Mason University FPGA Design process (1) Design and implement a simple unit permitting to speed up encryption with RC5-similar cipher with fixed key set on 8031
Lecture 8 Testability Measures
Lecture 8 Testability Measures Origins Controllability and observability SCOAP measures Sources of correlation error Combinational circuit example Sequential circuit example Test vector length prediction
Digital System Design
Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University Slide Set: 1 Date: January 12, 2009 Slide
Digital VLSI Design. Lecture 1: Introduction
Digital VLSI Design Lecture 1: Introduction Semester A, 2018-19 Lecturer: Dr. Adam Teman 20 October 2018 Disclaimer: This course was prepared, in its entirety, by Adam Teman. Many materials were copied
HardCopy II Device Handbook, Volume 2
HardCopy II Device Handbook, Volume 2 Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com H5V2-4.5 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable
Accelerating Xilinx All Programmable FPGA and SoC Design Verification with Blue Pearl Software
Accelerating Xilinx All Programmable FPGA and SoC Design Verification with Blue Pearl Software Introduction Xilinx All Programmable FPGAs and SoCs are used across multiple markets, powering applications
Tutorial for the Semi Custom Part of the Image Processing System
EPFL/STI/IMM/LSM Bâtiment ELD, Station 11 CH-1015 Lausanne Switzerland Fax: +41(21)69-36959 WWW: http://lsm.epfl.ch/ VLSI Design II Tutorial for the Semi Custom Part of the Image Processing System Torsten
High Level Synthesis with Catapult 8.0. Richard Langridge European AE Manager 21 st January 2015
High Level Synthesis with Catapult 8.0 Richard Langridge European AE Manager 21 st January 2015 Calypto Overview Background Founded in 2002 SLEC released 2005 & PowerPro 2006 Acquired Mentor s Catapult
Saber Automotive Overview
Datasheet Saber Automotive Overview Overview Hybrid- and electric-vehicle development demand more and more accurate simulation of Automotive systems to achieve quality-, reliabilityand cost-requirements.
IC Compiler Comprehensive Place and Route System
Datasheet IC Compiler Comprehensive Place and Route System Overview IC Compiler is the leading place and route system. A single, convergent, chiplevel physical implementation tool, it includes flat and
Tutorial 2A. Practical Exercise: Get Your FPGA Application Up and Running
Tutorial 2A. Practical Exercise: Get Your FPGA Application Up and Running December 10, 2008 San José, CA USA December 2008 1 Introductions Lee Goldberg Daniel Platzker Steve Knapp Dave Orecchio Sanjay
Kun Young Chung Design Technology Team System LSI Samsung Electronics
2012 Test Technology Workshop (Oct. 31, 2012) IDC-System LSI Business 0 Kun Young Chung Design Technology Team System LSI Samsung Electronics An Overview: Test Challenges in 3D ICs Design (Design-for-Test)
Sharif University of Technology Introduction to ASICs
SoC Design Lecture 3: Introduction to ASICs Shaahin Hessabi Department of Computer Engineering Sharif University of Technology IC Technology The term ASIC is often reserved for circuits that are fabricated
Mentor Safe IC ISO & IEC Functional Safety
Mentor Safe IC ISO 26262 & IEC 61508 Functional Alex Grove European Application Engineer Bryan Ramirez Strategic Marketing Manager Automotive Functional Professional Sanjay Pillay Functional Technologist
GTC Using GPUs to Speedup Chip Verification. Tomer Ben-David, VP R&D
GTC-2012 Using GPUs to Speedup Chip Verification Tomer Ben-David, VP R&D The Verification Bottleneck Long verification process 66% of designs, verification takes 50% of the design cycle In ~40% of projects,
AN 453: HardCopy II ASIC Fitting Techniques
AN 453: HardCopy II ASIC Fitting Techniques November 2008 AN-453-2.0 Introduction Engineers often use a flexible, reprogrammable Stratix II FPGA for prototyping a project, and then transfer the design
Power-Aware Test Generation with Guaranteed Launch Safety for At-Speed Scan Testing
2 29th IEEE VLSI Test Symposium Power-Aware Test Generation with Guaranteed Launch Safety for At-Speed Scan Testing. Wen, K. Enokimoto, K. Miyase, Y. Yamato, M. A. Kochte,2, S. Kajihara, P. Girard 3, and
Static Timing Analysis Techniques for FPGAs LATTICE SEMICONDUCTOR CORPORATION 2006
Static Timing Analysis Techniques for FPGAs 1 Static Timing Analysis Techniques for FPGAs Why STA? Verify the design meets timing constraints Faster than timing-driven, gate-level simulation Ease design
THE COVERAGE CHALLENGE INDUSTRY COVERAGE TRENDS
Using Formal Technology To Improve Coverage Results by Roger Sabbagh, Product Marketing Manager Design Verification & Harry Foster, Chief Verification Scientist, Mentor Graphics Debugging continues to
Digital Design Methodology
1 / 27 Digital Design Methodology CENG/ELEC/SENG 399 Dr. F. Gebali, PhD, PEng ECE Dept. Faculty of Engineering http://www.ece.uvic.ca/ fayez c 2012 September 23, 2013 2 / 27 Outline 1 Engineering Design
White Paper TimeQuest Timing Analyzer: Native SDC Support for Timing Analysis of FPGA-Based Designs
White Paper TimeQuest Timing Analyzer: Native SDC Support for Timing Analysis of FPGA-Based Designs Introduction The field programmable gate array (FPGA) market has changed significantly in the past few
PrimeTime Mode Merging
WHITE PAPER PrimeTime Mode Merging Reducing Analysis Cost for Multimode Designs Author Ron Craig Technical Marketing Manager, Synopsys Introduction As process technologies shrink, design teams can fit
Design For Test Methodology Applied Across Design and Support Cycles
Design For Test Methodology Applied Across Design and Support Cycles Lockheed Martin Program Review November, 1996 Camden, New Jersey Lockheed Martin Advanced Technology Laboratories R. J. Tarzaiski (609)
Implementing a control application on an FPGA Platform
Implementing a control application on an FPGA Platform Jérôme PIZEL and Alain OURGHANLIAN EDF R&D 6 quai Watier 78401 CHATOU jerome.pizel@edf.fr; alain-1.ourghanlian@edf.fr ABSTRACT Today, many I&C system
Design Problem 3 Solutions
CSE 260 Digital Computers: Organization and Logical Design Design Problem 3 Solutions Jon Turner Due 3/30/06 1. (100 points). In this problem, you will design a crossbar switch. This circuit has two data
Xcelium Parallel Logic Simulation
Breaking through functional verification bottlenecks provides highest productivity for your most complex IP and largest SoC projects Cadence Xcelium Parallel Logic Simulation is the third generation of
Steve Chin, Stretch, Inc.
Improving Team Productivity through Design Data Management in ICstudio Steve Chin, Stretch, Inc. Karim Khalfan, ClioSoft, Inc. Stretch is a fabless semiconductor company that provides software-configurable
AccuCell. Simucad Sales Training INTERNAL USE ONLY NOT FOR CUSTOMERS
AccuCell Simucad Sales Training INTERNAL USE ONLY NOT FOR CUSTOMERS Who Buys Cell Characterization Software? Commercial Libraries Users Who Do Not Have In-house Characterization Tool Characterize Different
Technological Training Programs
Technological Training Programs On behalf of Noaman Engineering, I would like to introduce you to our training courses. All of our courses cover Theoretical, Practical, and software implementation and
Combining OpenCV and High Level Synthesis to Accelerate your FPGA / SoC EV Application
Combining OpenCV and High Level Synthesis to Accelerate your FPGA / SoC EV Application Adam Taylor Adiuvo Engineering & Training Ltd Tends in Embedded Vision Ubiquity Applications are wide spread ADAS,
DIGITAL SYSTEM DESIGN LAB. L T P CLASS WORK : EXAM :25 TOTAL :50 DURATION OF EXAM :3 Hrs LIST OF EXPERIMENTS
LAB MANUAL D.S.D. DIGITAL SYSTEM DESIGN LAB L T P CLASS WORK : 25 0 0 2 EXAM :25 TOTAL :50 DURATION OF EXAM :3 Hrs 1. Design all the gates using VHDL. LIST OF EXPERIMENTS 2. Write VHDL programs for the
On-Chip Debug Reducing Overall ASIC Development Schedule Risk by Eric Rentschler, Chief Validation Scientist, Mentor Graphics
On-Chip Debug Reducing Overall ASIC Development Schedule Risk by Eric Rentschler, Chief Validation Scientist, Mentor Graphics 12 INTRODUCTION With ASIC complexity on the increase and unrelenting time-to-market
The LCD(M) Specialist
The LCD(M) Specialist CONTACT ADDRESS : 10F-1, No.392, Yu-Cheng Rd., Tso-Ying Dist., KHH, Taiwan, R.O.C. Tel: 886-7-5587228 Fax: 886-7-5587229 E-mail: sales@palmtech.com.tw PART NO. : PMG24065G SERIES
Designing for Reuse of Configurable Logic
Designing for Reuse of Configurable Logic Joseph P. Elm July 2005 TECHNICAL REPORT CMU/SEI-2005-TR-016 ESC-TR-2005-016 Pittsburgh, PA 15213-3890 Designing for Reuse of Configurable Logic CMU/SEI-2005-TR-016
Presenters: Ing. Mauricio E. Caamaño B. Ing. Oscar A. Muñoz Alcazar.
Presenters: Ing. Mauricio E. Caamaño B. Ing. Oscar A. Muñoz Alcazar. Agenda 1. What is Structural Design? 2. Logic and physical optimization process 3. Signoff flows in SD 4. Structural Design team skillset
Cost and Benefit Models for Logic and Memory BIST
Cost and Benefit Models for Logic and Memory BIST Juin-Ming Lu and Cheng-Wen Wu Lab. for Reliable Computing (LARC) Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan 3003
Xpedition Package Integrator
Xpedition Package Integrator Xpedition D A T A S H E E T FEATURES AND BENEFITS: Figure 1: The Xpedition Package Integrator Flow comprises all the tools necessary for efficient package/pcb codesign, for
Using Coverage to Deploy Formal in a Simulation World
Using Coverage to Deploy Formal in a Simulation World Vigyan Singhal and Prashant Aggarwal Oski Technology, Inc. {vigyan,prashant}@oskitech.com Abstract. Formal verification technology has today advanced
Key features in Xpedition Package Integrator include:
Introduction Xpedition Package Integrator provides a co-design methodology that automates planning, optimization of connectivity from a chip through multiple packaging variables, while targeting multiple
5. Quartus II Support for HardCopy II Devices
5. Quartus II Support for HardCopy II Devices H51022-2.5 HardCopy II Device Support Altera HardCopy II devices feature 1.2-V, 90 nm process technology, and provide a structured ASIC alternative to increasingly
Implementation of FSM Based Automatic Dispense Machine with Expiry Date Feature Using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Implementation of FSM Based Automatic Dispense Machine with Expiry Date Feature Using VHDL Mohd. Suhail 1, Saima Beg 2 1,2 (Department
ABB Ability System 800xA Engineering Overview ABB
ABB Ability System 800xA Engineering Overview ABB 2 ABB ABILIT Y SYSTEM 800X A ENGINEERING Introduction System 800xA Engineering provides real-time information integration for better and faster access.
利用交互调试和自动优化技术提高 RTL 设计功耗效率 ANSYS 2015
利用交互调试和自动优化技术提高 RTL 设计功耗效率 ANSYS 2015 Powe r Gap Power Budgeting Challenge Design Trends Increasing Power Gap Ref: Cisco Multi-IP, multi-core integration Reduced battery life Ref: Samsung, Asia Tech Forum
Key Electronic Products Driving Notable DFT Methodologies
Key Electronic Products Driving Notable DFT Methodologies May 2016 Kurian Varghese DFT Applications Engineer Key Test Technology Milestones Provided Universal Benefits Scan Design, circa 1980 Enabled broad
Brief Summary of Last Lecture. Model checking of timed automata: general approach
Brief Summary of Last Lecture Formal verification Types: deductive (theorem proving) and algorithmic (model checking) ields proof that a (formal) specification is fulfilled Formalization of specs e.g.
Research Article Modified 16-b Square-root Low Power Area Efficient Carry Select Adder
Research Journal of Applied Sciences, Engineering and Technology 8(21): 222-2226, 214 DOI:1.1926/rjaset.8.1221 ISSN: 24-7459; e-issn: 24-7467 214 Maxwell Scientific Publication Corp. Submitted: September
System-level Co-simulation of Integrated Avionics Using Polychrony durch Klicken bearbeiten
CESAR - Cost-efficient methods and processes for safety relevant embedded systems System-level Co-simulation Formatvorlage des Untertitelmasters of Integrated Avionics Using Polychrony durch Klicken bearbeiten
IP qualification of reusable designs
IP qualification of reusable designs Andreas Vörg, Natividad Martínez Madrid, Wolfgang Rosenstiel, Ralf Seepold FZI Forschungszentrum Informatik, Microelectronic System Design Haid-und-Neu-Str. 10-14,
Nangate 45nm Open Cell Library. Jesper Knudsen VP Marketing
Nangate 45nm Open Cell Library Jesper Knudsen VP Marketing 12 th Si2/OpenAccess+ Conference, April 16 th, 2008 Presentation Outline Why did Nangate release an Open Cell Library? Why is Library control
MAXIMIZE POWER AND EFFICIENCY WITH PADS PLACEMENT AND ROUTING JIM MARTENS, MENTOR GRAPHICS
MAXIMIZE POWER AND EFFICIENCY WITH PADS PLACEMENT AND ROUTING JIM MARTENS, MENTOR GRAPHICS P A D S W H I T E P A P E R w w w. m e n t o r. c o m / p a d s INTRODUCTION Printed Circuit Board design is a
Compliance driven Integrated circuit development based on ISO26262
Compliance driven Integrated circuit development based on ISO26262 Haridas Vilakathara Manikantan panchapakesan NXP Semiconductors, Bangalore Accellera Systems Initiative 1 Outline Functional safety basic
HAVE A PLAN! Slide Set Overview. Special Topics in Advanced Digital System Design. Design Methodologies. Design Considerations: Techy Terms
Slide Set Overview Special Topics in Advanced Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/ Simon Fraser University Slide Set:
Introduction to Verification and Test of Embedded Systems SE767: Vérification & Test
Introduction to Verification and Test of Embedded Systems SE767: Vérification & Test Ulrich Kühne ulrich.kuhne@telecom-paristech.fr 26/11/2018 Objectives of this Course Understanding the role of test &
IC Validator. Overview. High-performance DRC/LVS physical verification substantially reduces time-to-results. Benefits. synopsys.
DATASHEET IC Validator High-performance DRC/LVS physical verification substantially reduces time-to-results Overview Synopsys IC Validator is a comprehensive physical verification signoff solution that
Application of DO-254 Level A (Appendix B) Design Assurance Objectives of. Elemental Analysis. Mixed Signal (Analog/Digital) Discrete Circuitry
Application of DO-254 Level A (Appendix B) Design Assurance Objectives of Elemental Analysis To Mixed Signal (Analog/Digital) Discrete Circuitry By Dave Duncan Purple Seal Inc. THE INFORMATION CONTAINED
Modeling and Design Challenges for Multi-Core Power Supply Noise Analysis 2009 DAC User Track
Systems & Technology Group Modeling and Design Challenges for Multi-Core Power Supply Noise Analysis 2009 DAC User Track Ben Mashak, Howard Chen and Bill Hovis {mashak, haowei, hovis}@us.ibm.com Outline
Hot Chips-18. Design of a Reusable 1GHz, Superscalar ARM Processor
Hot Chips-18 Design of a Reusable 1GHz, Superscalar ARM Processor Stephen Hill Consulting Engineer ARM - Austin Design Centre 22 August 2006 1 Outline Overview of Cortex -A8 (Tiger) processor What is reusability
EUROPRACTICE IMEC ASIC SERVICES. ESA : 15th Feb Danny Lambrichts
EUROPRACTICE IMEC ASIC SERVICES ESA : 15th Feb 2010 Danny Lambrichts Outline General FM procurement FM qualification of a Dare 180 nm Mixed signal Asic 3 General FM ProcurEment flow Imec/customer Design
Software Safety and Certification
Software Safety and Certification presented to IEEE Spring Switchgear Committee Luncheon Seminar 4 May, 2004 by Howard Cox Laboratories 1 What we will cover... Functional Safety Concepts from IEC 61508
Diagnosis of Multiple-Voltage Design with Bridge Defect
IEEE TANSACTIONS ON COMPUTE-AIDED DESIGN OF INTEGATED CICUITS AND SYSTEMS, PAPE ID: 4838 1 Diagnosis of Multiple-Voltage Design with Bridge Defect Saqib Khursheed, Bashir M. Al-Hashimi, Fellow, IEEE, Sudhakar
Vivado Design Suite User Guide
Vivado Design Suite User Guide Power Analysis and Optimization Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products.
Hazard Analysis of Software Requirements Specification for Process Module of FPGA-based Controllers in NPP
KNS 2016 Autumn Meeting 10.27~28 Hazard Analysis of Software Requirements Specification for Process Module of FPGA-based Controllers in NPP Sejin Jung, Eui-Sub Kim, Junbeom Yoo, Jong Yong Keum and Jang-Soo
MULTIPOINT EARTH LEAKAGE RELAY CBS-8 SERIES USER S MANUAL
MULTIPOINT EARTH LEAKAGE RELAY CBS-8 SERIES USER S MANUAL ( M 981 581 / 01D) (c) CIRCUTOR S.A. --------- Central of residual current relays CBS-8 -------- Page No. 1 CBS-8 USER S MANUAL CONTENT page 1.-
Building Flexible Project Plans with Microsoft Project 2010
Building Flexible Project Plans with Microsoft Project 2010 50586A; 2 Days, Instructor-led Course Description This two-day instructor-led course provides students with the knowledge and skills to create
Digital Integrated Circuits
Digital Integrated Circuits Lecture 8 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 Timing Flip-flop samples D at clock edge D must be stable
RecruitPlus. Bringing new wave of Automation to Recruitment process. RecruitPlus Resume Parser. ITCONS e Solutions Pvt. Ltd.
RecruitPlus Bringing new wave of Automation to Recruitment process RecruitPlus Resume Parser ITCONS e Solutions Pvt. Ltd. An Overview RecruitPlus Resume Parser RecruitPlus Resume Parser Windows Application
FUSE. Best Practice Training Materials FPGA
FUSE Best Practice Training Materials FPGA Best Practice Training Materials http://www.fuse-network.com 2 1 Introduction 3 1.1 What constitutes an FPGA?...3 1.2 How is the programme stored?...4 1.1.1 Programming
Managing Functional Verification Projects
White Paper Managing Functional Verification Projects Meeting the challenges of high-level verification in today s SoCs Kwamina Ewusie, Senior Consulting Manager, Synopsys Professional Services Rajat Mohan,