SE2618F with Cu wire at Carsem Package Qualification Plan

Size: px
Start display at page:

Download "SE2618F with Cu wire at Carsem Package Qualification Plan"

Transcription

1 SE2618F with Cu wire at Carsem Package Qualification Plan Part Number: SE2618F with Cu wire Product Type: 2.4GHz b/g/n WLAN FEM Package Type: QFN 2.5 x 2.5 x 0.45mm 16L Report No: Qual-QP Qualification Team Product Engineer: Marquis Julien Requester: CG Yong Product/Package Reliability: Rebecca Luk Prepared by: Jose Salta Skyworks Solutions, Inc. Product & Package Reliability 20 Sylvan Rd. Woburn, MA 01801

2 SE2618F with Cu wire at Carsem, QUAL-QP REVISION HISTORY Rev Description of Change Author Submit Date 1 Initial Release Jose Salta Change lot sampling requirements; qualification parts to come from nominal wire bond assembly splits (Cu-M). Included QBI matrix to justify SE2618F as primary qualification vehicle for SE2603L, SE2605L, SE2597L and SE2574BL. Updated reliability file numbers. Added SE2577L to QBI matrix. Corrected wire bond attributes in QBI matrix. Jose Salta Jose Salta Table of Contents 1 Summary Reference Documents Skyworks Documents Other Supporting Documents Product Description and Information Reliability File Number: , , , Product Information Die Information Assembly and Package Information Material Information and Selected Dimensions HTOL Bias Conditions HAST Bias Conditions Rationale for Qualification by Inference (QBI) Package/Assembly Reliability Testing Requirements Product Level Reliability Requirements for Qualification... 6 Page 2 of 6 Form SQ , rev. 6 Skyworks Solutions, Inc.

3 Product & Package Reliability 1 Summary This document defines the package qualification requirements for the assembly of SE2618F with Palladium-coated copper (Cu) wire at Carsem Ipoh (Malaysia). SE2618F is a qualified product with standard gold (Au) wire in a released 2.5 x 2.5 x 0.45mm maximum height QFN package. The dice are fabricated in qualified 5PAE and CSOI7RF CMOS processes. This qualification is for assembly with palladium-coated Cu wire. SE2618F is being used as a test vehicle for the qualification of Cu wire-bonding on IBM 5PAE and CSOI7RF dies in devices assembled in QFN packaging. It provides Cu wire-related attributes also found in SE2603L, SE2605L, SE2597L, SE2574BL and SE2577L. When reliability testing on SE2618F is complete and passed, the other devices are considered qualified by inference and will meet Skyworks reliability requirements for production. They will be rated at JEDEC MSL1/260 C for moisture sensitivity. 2 Reference Documents 2.1 Skyworks Documents SQ Qualification Standard SQ Wafer Process Qualification Requirements SQ Package and Assembly Qualification Requirements SQ Product Qualification Requirements 2.2 Other Supporting Documents JESD22 JEDEC Standard Test Methods JESD47 Stress-Test-Driven Qualification of Integrated Circuits MIL-STD-883 Department of Defense Test Method Standard, Microcircuits Skyworks Solutions, Inc. Proprietary and Confidential Page 3 of 6

4 SE2618F with Cu wire at Carsem, QUAL-QP Product Description and Information 3.1 Reliability File Number: , , , Product Information Test Vehicle: SE2618F Product Function/Frequency: 2.4GHz b/g/n WLAN FEM 3.3 Die Information Mask Info Wafer Fabrication Information Die Attach Die Qty Mask Company Location Process Material Juniper A12 1 FNW IBM Burlington, VT 5PAE SiGe BiCMOS Blanche 458A01 1 FNW-0400 IBM Burlington, VT CSOI7RF Sumitomo CRM-1076NS Sumitomo CRM-1076NS 3.4 Assembly and Package Information Package Supplier: Carsem Ipoh (Malaysia) Package Family & Name: QFN 2.5 x 2.5 Package Body Dimensions: 2.5 x 2.5mm x 0.45mm max height 16L 0.50mm pitch 3.5 Material Information and Selected Dimensions PCB or Lead Plating Material: NiPdAu Bond Wire Size & Material: 0.9mil palladium-coated Cu Mold Compound: Sumitomo EME-G770HCD (Halogen free) Branding method: Laser 3.6 HTOL Bias Conditions Vcc: 4.35 V (Max Vdd) Vdig: 3.6 V RFin: 2450MHz, CW Pout: 17 dbm 3.7 HAST Bias Conditions Vcc: 4.35 V (Max Vdd) Vdig: 0 V Page 4 of 6 Form SQ , rev. 6 Skyworks Solutions, Inc.

5 Product & Package Reliability 4 Rationale for Qualification by Inference (QBI) Skyworks allows for minor changes within a similar qualified product family to be qualified by inference (reference SQ ). The main drivers for device reliability when migrating from Au wire to Cu wire are the bonding surfaces on the die and the type of wire bonds on the die. Among the five devices in the matrix below, SE2618F requires bonding on both an IBM5PAE die and an IBM CSOI7RF die (both with BOAC-type bond pads), has the most number of stand-off stitch bonds (SSB) and an average number die-to-die bonds. SE2618F s wire bond-related attributes cover those of the other devices. Based on this analysis, reliability test results on SE2618F apply to the other devices. The other devices can then be considered as qualified by inference after SE2618F completes and passes all reliability tests required for qualification. Device Comparison Device Die 1 Die 2 Number of wire bonds BSOB bonds Die to die bonds Die on die bonds Package SE2618F Juniper Blanche (IBM CSOI7RF) QFN SE2603L Heras2 Pandora (IBM CSOI7RF) QFN SE2605L SE2597L SE2574BL Ulrich Heracles Iota N/A QFN N/A QFN N/A QFN SE2577L Cobalt (IBM 5PAE IPD) CalliIsto (IBM CSOI7RF) QFN Skyworks Solutions, Inc. Proprietary and Confidential Page 5 of 6

6 SE2618F with Cu wire at Carsem, QUAL-QP Package/Assembly Reliability Testing Requirements General Information Total sample requirements (#parts x # lots): Part Number: Package: 240 x 3 Cu-M lots plus 90 x 1 Cu-M lot for LTM build SE2618F from Carsem Ipoh (Malaysia) QFN 2.5 x 2.5 x 0.45mm max 5.1 Product Level Reliability Requirements for Qualification Test 1 Qty for Qualification Endpoints (ATE) Accept Criteria Responsible HTOL Tc = 125 +/- 5 ºC, Tj 125 ºC Dynamic stimulus (JESD22-A108) 77 x 1 lot (90 for LTM build) 168 Hours 500 Hours 1000 Hours 0 Fail / 77 Reliability Preconditioning MSL1/260ºC (JESD22-A113) 240 x 3 lots Bake 125C / 24 Hours Moisture Soak 3x Reflow 0 Fail / 240 Assembly Foundry Acoustic Imaging (J-STD-035) 22 x 3 lots Pre- and Post-preconditioning 0 Fail (criteria per SQ ) Assembly Foundry HAST ºC, 85 %RH, 33 PSIA, max Vcc bias (JESD22-A110) 77 x 3 lots 96 hours 0 Fail / 77 Reliability Temperature Cycling -65 ºC to +150 ºC (JESD22-A104) 77 x 3 lots 500 cycles (condition C) 0 Fail / 77 Assembly Foundry High Temp Storage 150 ºC (JESD22-A103) 77 x 3 lots 1000 hours 0 Fail / 77 Assembly Foundry 1 All stress tests are performed by the procedures referenced in SQ Preconditioning is required before TC, HAST, and HTS stresses. The moisture sensitivity level must be documented. Page 6 of 6 Form SQ , rev. 6 Skyworks Solutions, Inc.

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:

More information

Qualification Report CASCADEABLE FIFOS. November 1995, QTP# Version 1.2 DEVICE DESCRIPTION MARKETING PART NUMBER. 1K x 9 Cascadeable FIFO

Qualification Report CASCADEABLE FIFOS. November 1995, QTP# Version 1.2 DEVICE DESCRIPTION MARKETING PART NUMBER. 1K x 9 Cascadeable FIFO Qualification Report November 1995, QTP# 94468 Version 1.2 CASCADEABLE FIFOS MARKETING PART NUMBER CY7C419 CY7C420/CY7C421 CY7C424/CY7C425 DEVICE DESCRIPTION 256 x 9 Cascadeable FIFO 512 x 9 Cascadeable

More information

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO Qualification Report June, 1994, QTP# 92361 Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER CY7C460 CY7C462 CY7C464 CY7C470 CY7C472 CY7C474 DEVICE DESCRIPTION Cascadable 8K x 9 FIFO Cascadable

More information

Cypress Semiconductor Package Qualification Report

Cypress Semiconductor Package Qualification Report Cypress Semiconductor Package Qualification Report QTP# 041007 VERSION 1.0 September 2004 28Ld SNC, 32Ld SOIC, 28/32/36/44Ld SOJ Packages 11 mils Wafer Thickness and Saw Step Cut MSL 3, 220C Reflow Cypress

More information

Reliability Qualification Report

Reliability Qualification Report Reliability SUF-1000 SUF-2000 SUF-3000 SUF-4000 SUF-5000 The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.

More information

Analog, MEMS and Sensor Group (AMS)

Analog, MEMS and Sensor Group (AMS) 05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability

More information

Qualification Report. PALCE16V8 (Flash Erasable, Reprogramable CMOS PAL ) April 1996, QTP# 96023, Version 1.0

Qualification Report. PALCE16V8 (Flash Erasable, Reprogramable CMOS PAL ) April 1996, QTP# 96023, Version 1.0 Qualification Report April 1996, QT# 96023, Version 1.0 ALCE16V8 (Flash Erasable, Reprogramable CMOS AL ) AL is registered trademark of Advanced Micro Devices, Inc. RODUCT DESCRITION (for qualification)

More information

Package Qualification Report Reliability By Design

Package Qualification Report Reliability By Design Package Qualification Report Reliability By Design Qualification Description: The information contained herein represents proof of Reliability and Performance of the Package Series listed below in accordance

More information

Content. 1. About Us. 2. OSAT Services. 3. Quality. 4. Customers. 5. Team. 6. Logistics. 7. Our USP. 8. Contact

Content. 1. About Us. 2. OSAT Services. 3. Quality. 4. Customers. 5. Team. 6. Logistics. 7. Our USP. 8. Contact v16 Nov 1, 2017 Content 1. About Us 2. OSAT Services Turnkey Solutions & Value Added services Package Portfolio Bill of Material Assembly & Test Capability Road Map Cost & Communication 3. Quality 4. Customers

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics

More information

MachXO2 Product Family Qualification Summary

MachXO2 Product Family Qualification Summary MachXO2 Product Family Qualification Summary Lattice Document # 25 106923 February 2017 1 Dear Customer, Enclosed is Lattice Semiconductor s MachXO2 Product Family Qualification Report. This report was

More information

Innovative MID Plating Solutions

Innovative MID Plating Solutions Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide

More information

PROCESS CHANGE NOTIFICATION PCN1714

PROCESS CHANGE NOTIFICATION PCN1714 Revision 1.1.0 PCN Issue Date: 09/29/2017 PROCESS CHANGE NOTIFICATION PCN1714 Substrate Change for Selected Ball Grid Array Wire Bond Package Types This is not a new PCN issuance. PCN1714 Rev 1.1.0 includes

More information

Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer of SiGe Frequently Asked Questions (FAQ) March 30, 2017

Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer of SiGe Frequently Asked Questions (FAQ) March 30, 2017 Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer of SiGe Frequently Asked Questions (FAQ) March 30, 2017 Why is Microchip making this change? The Micrel 6 inch fabrication facility

More information

PRODUCT/PROCESS CHANGE NOTIFICATION

PRODUCT/PROCESS CHANGE NOTIFICATION PRODUCT/PROCESS CHANGE NOTIFICATION PCN IPD-IPC/13/7708 Dated 19 Feb 2013 VFQFPN/DFN line transfer from ST Muar (Malaysia) to ST Calamba (Philippines) 1/5 PCN IPD-IPC/13/7708 - Dated 19 Feb 2013 Table

More information

Qualification and Application of Pressure-less Sinter Silver Epoxy

Qualification and Application of Pressure-less Sinter Silver Epoxy Qualification and Application of Pressure-less Sinter Silver Epoxy Loh Kian Hwa, Nadzirah Yahya, Chin Siew Kheong, Lee Ken Hok Carsem Technology Centre Carsem (M) Sdn. Bhd S-site. Lot 52986 Taman Meru

More information

DUAL SCHOTTKY DIODE BRIDGE

DUAL SCHOTTKY DIODE BRIDGE UC1610 UC3610 DUAL SCHOTTKY DIODE BRIDGE SLUS339B JUNE 1993 REVISED DECEMBER 2004 FEATURES Monolithic Eight-Diode Array Exceptional Efficiency Low Forward Voltage Fast Recovery Time High Peak Current Small

More information

Reliability Report AEC-Q100-REV G Automotive Qualification for IXDD609SI, IXDI609SI, IXDN609SI VIS Foundry Process CU05UMS12010

Reliability Report AEC-Q100-REV G Automotive Qualification for IXDD609SI, IXDI609SI, IXDN609SI VIS Foundry Process CU05UMS12010 Reliability Report AEC-Q100-REV G Automotive Qualification for IXDD609SI, IXDI609SI, IXDN609SI VIS Foundry Report Title: AEC-Q100-REV G Automotive Qualification for IXDD609SI, IXDI609SI, IXDN609SI VIS

More information

PRODUCT INFORMATION LETTER

PRODUCT INFORMATION LETTER PRODUCT INFORMATION LETTER PIL CRP/14/8399 Dated 20 Mar 2014 Lead frame 2nde source qualification 1/4 PIL CRP/14/8399 - Dated 20 Mar 2014 Sales Type/product family label Type of change Reason for change

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

12500 TI Boulevard, MS 8640, Dallas, Texas 75243 12500 TI Boulevard, MS 8640, Dallas, Texas 75243 Add Cu as Alternative Wire Base Metal for Selected Device(s) Change Notification / Sample Request Date: 6/25/2014 To: Newark/Farnell PCN Dear Customer:

More information

Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014

Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014 Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014 CF (IBM) vs CN (Kyocera) Packages Page 2 Comparison between IBM (CF) and Kyocera (CN) Packages

More information

PRODUCT/PROCESS CHANGE NOTIFICATION

PRODUCT/PROCESS CHANGE NOTIFICATION PRODUCT/PROCESS CHANGE NOTIFICATION PCN APG-BAD/12/7546 Dated 05 Nov 2012 VIPower Products Housed in DPAK/D2PAK,PACK/P2PAK,PENTAWATT: Migration to Leadfree 1/41 PCN APG-BAD/12/7546 - Dated 05 Nov 2012

More information

Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests

Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests Ping Zhao and Michael Pecht CALCE Electronic Products and Systems

More information

Failure Modes in Wire bonded and Flip Chip Packages

Failure Modes in Wire bonded and Flip Chip Packages Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions

3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Features 1.Dimensions : 3.0mm X 2.0mm X 0.8mm. 2.Higher brightness.

More information

Power quad flat no-lead (PQFN) package

Power quad flat no-lead (PQFN) package NXP Semiconductors Application Note Document Number: AN2467 Rev. 5.0, 7/2016 Power quad flat no-lead (PQFN) package 1 Purpose This document provides guidelines for handling and assembly of NXP PQFN packages

More information

Critical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr.

Critical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr. Critical Barriers Associated with Copper Bonding Wire William (Bud) Crockett Jr. w-crockett@ml.tanaka.co.jp May 2015 1980s, wire bonding was supposed to be replaced by tape automated bonding (TAB) In Global

More information

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics

More information

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

12500 TI Boulevard, MS 8640, Dallas, Texas 75243 12500 TI Boulevard, MS 8640, Dallas, Texas 75243 Qualification of Hefei Tongfu Microelectronic Co. Ltd (HFTF) as additional Assembly and Test Site for Select Devices Change Notification / Sample Request

More information

Analog & MEMS Group (AMG)

Analog & MEMS Group (AMG) 10-May-2016 Report ID 2016-W18 -SOAG PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMG/16/9830 Analog & MEMS Group (AMG) New material set in ST Bouskoura for General Purpose Analog Automotive grade products

More information

PRODUCT/PROCESS CHANGE NOTIFICATION

PRODUCT/PROCESS CHANGE NOTIFICATION PRODUCT/PROCESS CHANGE NOTIFICATION PCN MMS-MMY/14/8744 Dated 21 Oct 2014 CR95HF, Redesign for improvement 1/5 PCN MMS-MMY/14/8744 - Dated 21 Oct 2014 Table 1. Change Implementation Schedule Forecasted

More information

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

12500 TI Boulevard, MS 8640, Dallas, Texas 75243 12500 TI Boulevard, MS 8640, Dallas, Texas 75243 Qualification of Hefei Tongfu Microelectronic Co. Ltd (HFTF) as additional Assembly and Test Site for Select Devices Change Notification / Sample Request

More information

10 Manor Parkway, Suite C Salem, New Hampshire

10 Manor Parkway, Suite C Salem, New Hampshire Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,

More information

Supplier Response (CHD Cu wire) FSL-TJN-FM S9S08SG32E1xTG/ SG16E1xTG - MC9S08SG32. Item Name. 2. Supplier s Part Number/Data Sheet:

Supplier Response (CHD Cu wire) FSL-TJN-FM S9S08SG32E1xTG/ SG16E1xTG - MC9S08SG32. Item Name. 2. Supplier s Part Number/Data Sheet: 2. Supplier s Part Number/Data Sheet: Supplier Response (CHD Cu wire) S9S08SG32E1xTG/ SG16E1xTG - Supplier Response (CHD/ Au wire) S9S08SG32E1xTG/ SG16E1xTG - a. Facility name/plant #: No.15, Xing Hua

More information

Challenges for Embedded Device Technologies for Package Level Integration

Challenges for Embedded Device Technologies for Package Level Integration Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI

More information

Wafer Level Chip Scale Package (WLCSP)

Wafer Level Chip Scale Package (WLCSP) Freescale Semiconductor, Inc. Application Note Document Number: AN3846 Rev. 4.0, 8/2015 Wafer Level Chip Scale Package (WLCSP) 1 Introduction This application note provides guidelines for the handling

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor

Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor Bhavani P. Dewan-Sandur, Abhijit Kaisare and Dereje Agonafer The University of Texas at Arlington, Box 19018, TX

More information

RF System in Packages using Integrated Passive Devices

RF System in Packages using Integrated Passive Devices RF System in Packages using Integrated Passive Devices by Kai Liu, YongTaek Lee, HyunTai Kim, Gwang Kim, and Billy Ahn STATS ChipPAC 1711 W. Greentree Drive, Suite #117, Tempe, AZ 85284, USA Tel: 480-222-1722

More information

Materials Declaration Form

Materials Declaration Form Materials Declaration Form IPC 1752 Version 2 Form Type * Distribute Sectionals * Material Info Subsectionals * A-D Manufacturing Info * : Required Field Supplier Information Company Name * STMicroelectronics

More information

Parameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit

Parameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit PRELIMINARY SPEC Part Number: KT-3228ZG10ZS-RV Green ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Absolute Maximum Ratings at TA = 25 C Parameter Symbol Value Unit

More information

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION JEDEC STANDARD Stress-Test-Driven Qualification of Integrated Circuits JESD47G (Revision of JESD47F, December 2007) MARCH 2009 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC standards and publications

More information

Data sheet acquired from Harris Semiconductor SCHS287B Revised January 2004

Data sheet acquired from Harris Semiconductor SCHS287B Revised January 2004 Data sheet acquired from Harris Semiconductor SCHS287B Revised January 2004 The RCA CD54/74AC240, CD54/74AC241, and CD54/74AC244 and the CD54/74ACT240, CD54/74ACT241, and CD54/74ACT244 3-state octal buffer/line

More information

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

12500 TI Boulevard, MS 8640, Dallas, Texas 75243 12500 TI Boulevard, MS 8640, Dallas, Texas 75243 PCN# 20140926000 Qualification of 4211649 Mold Compound for Selected PowerPad QFP Device(s) Change Notification / Sample Request Date: 9/30/2014 To: Newark/Farnell

More information

IBM Laminate Study Group

IBM Laminate Study Group IBM Laminate Study Group Lead-Free Laminate Robustness Brett Krull, Dept FM2 Nov 18, 2009 Agenda Introductions Laminate Robustness Background Qualification Methods Contributing Factors Past Work on Laminate

More information

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Copper Wire Bonding: the Last Frontier of Cost Savings Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Outline Introduction Fundamental Study Reliability Study Monitoring Data High Volume

More information

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE. REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 06/12/96 A BURN-IN CIRCUIT CHANGED TO MATCH THE JAN BURN-IN CIRCUIT. 1/23/97 B PAGE 2, PARAGRAPH 3.3.b: ADDED (SEE PARAGRAPH 3.2). 10/17/98 PAGE 3,

More information

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k

More information

RoHS Compliance Document

RoHS Compliance Document D2-Pak RoHS Compliance Document Contents: 1. 2. Solder Reflow 3. Tin Whisker Report D2-pak (3 or 5 Lead) BOM 1 90598-46-2 0.05808 11% 3.8% Lead Frame Copper 0.94840 Die Attach Soft Solder 0.01200 Cu 7440-50-8

More information

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,

More information

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan UC2906DW NRND SOIC DW 16 40 Green (RoHS UC2906DWG4

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3) Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3) Charlie C. Megia Golden Altos Corporation 402 South Hillview Drive, Milpitas, CA 95035 cmegia@goldenaltos.com

More information

MTS Semiconductor Solution

MTS Semiconductor Solution MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution

More information

Data sheet acquired from Harris Semiconductor SCHS098D Revised October 2003

Data sheet acquired from Harris Semiconductor SCHS098D Revised October 2003 Data sheet acquired from Harris Semiconductor SCHS098D Revised October 2003 The CD40107B is a dual 2-input NAND buffer/driver containing two independent 2-input NAND buffers with open-drain single n-channel

More information

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Semiconductor IC Packaging Technology Challenges: The Next Five Years SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics

More information

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.

REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE. REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 06/18/08 REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE. CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART REVISION PAGE NO. 1 2 3 4 5 6 7 8

More information

SN5446A, 47A, 48, SN54LS47, LS48, LS49 SN7446A, 47A, 48, SN74LS47, LS48, LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

SN5446A, 47A, 48, SN54LS47, LS48, LS49 SN7446A, 47A, 48, SN74LS47, LS48, LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS SN5446A, 47A, 48, SN54LS47, LS48, LS49 SN7446A, 47A, 48, SN74LS47, LS48, LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS SDLS111 MARCH 1974 REVISED MARCH 1988 PRODUCTION DATA information is current as of publication

More information

What is and what is not changing? Primary Fab Location: Microchip Fabrication Sites (Tempe, AZ and Gresham, OR, USA)

What is and what is not changing? Primary Fab Location: Microchip Fabrication Sites (Tempe, AZ and Gresham, OR, USA) Micrel San Jose CA (SJ) to Microchip Fabrication Sites (Tempe, AZ, Gresham, OR, and Colorado Springs, CO USA) Fab Transfer of CSI05 Frequently Asked Questions (FAQ) Revision 2 May 4, 2017 Why is Microchip

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

GaAs MMIC Space Qualification

GaAs MMIC Space Qualification GaAs MMIC Space Qualification GaAs MMIC Testing TriQuint Semiconductor has advanced Lot Acceptance Testing (LAT) for High Reliability Applications of GaAs MMICs. A flowchart depicting the entire MMIC processing

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Q-TECH CORPORATION. QT625S SERIES SPACE QUALIFIED SAW OSCILLATOR 3.3 and 5.0Vdc MHz to 1.3 GHz

Q-TECH CORPORATION. QT625S SERIES SPACE QUALIFIED SAW OSCILLATOR 3.3 and 5.0Vdc MHz to 1.3 GHz Description Q-Tech QT625S low phase noise Space Qualified, 100kRad(Si) Tolerant Hybrid SAW Oscillators (SO) provide superior performance at operating frequencies from 400MHz to 1.3GHz. QT625S delivers

More information

Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer Frequently Asked Questions (FAQ) Revision 1 October 1, 2016

Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer Frequently Asked Questions (FAQ) Revision 1 October 1, 2016 Micrel San Jose CA (SJ) to Microchip Colorado Springs CO (MCSO) Fab Transfer Frequently Asked Questions (FAQ) Revision 1 October 1, 2016 Why is Microchip making this change? The Micrel 6 inch fabrication

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Close supply chain collaboration enables easy implementation of chip embedded power SiP Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

PRODUCT/PROCESS CHANGE NOTIFICATION

PRODUCT/PROCESS CHANGE NOTIFICATION PRODUCT/PROCESS CHANGE NOTIFICATION PCN IPG-DIS/14/8337 Dated 19 Feb 2014 Power Rectifiers Additional Assembly and Test Location in China for DPAK package 1/17 PCN IPG-DIS/14/8337 - Dated 19 Feb 2014 Table

More information

Quarterly Reliability Report

Quarterly Reliability Report Quarterly Reliability Report Q1 216 Data by Process Technology Publication Number Reliabilty_Report_Q1216 Revision 1 Issue Date April 15, 216 Table of Contents 1. Introduction... 3 2. QMP Tests and Test

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

GaAs IC Reliability in Plastic Packages

GaAs IC Reliability in Plastic Packages William J. Roesch and Anthony L. Rubalcava TriQuint Semiconductor, Inc., 3625A S.W. Murray Blvd., Beaverton, Oregon 97005 Phone: 644-3535 ext. 273 FAX: (503) 644-3198 EMail: BillR@TQS.COM Introduction:

More information

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in

More information

RTAX-S Testing and Reliability Update

RTAX-S Testing and Reliability Update Introduction RTAX-S Testing and Reliability Update Actel has recently implemented enhanced procedures for the qualification and lot acceptance of the radiation-tolerant RTAX-S antifuse FPGAs. These procedures

More information

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging

More information

InvenSense MEMS Handling

InvenSense MEMS Handling InvenSense MEMS Handling Application Note PURPOSE AND SCOPE This document provides preliminary information and general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) motion

More information

Die Attach Film Performance in 3D QFN Stacked Die.

Die Attach Film Performance in 3D QFN Stacked Die. Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan Malaysia 43600 UKM Bangi, Selangor

More information

No-Clean Flux Activity under Low Standoff Components

No-Clean Flux Activity under Low Standoff Components No-Clean Flux Activity under Low Standoff Components Bruno Tolla, Ph.D, Jennifer Allen, Kyle Loomis, Denis Jean ~ KESTER Corporation Mike Bixenman, DBA ~ KYZEN Corporation Electronic Devices More complex

More information

Cree XLamp ML-B LEDs. Table of Contents. CLD-DS39 Rev 7I. Product family data sheet

Cree XLamp ML-B LEDs. Table of Contents. CLD-DS39 Rev 7I. Product family data sheet Product family data sheet CLD-DS39 Rev 7I Cree XLamp ML-B LEDs Product Description The Cree XLamp ML-B LED brings lighting-class reliability and performance to 1/4-watt LEDs. The XLamp ML-B LED expands

More information

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.

More information

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS Application Note AN-40-014 SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS DATE ISSUED: January 4, 2012 AN-40-014 Rev.: A M150261 (04/14/15) File: AN40014.doc Page 1 of 10 1.0 Introduction Mini-Circuits

More information

Low CTE / High Tg FR-4 with High Heat Resistance

Low CTE / High Tg FR-4 with High Heat Resistance Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal

More information

Sanmina-SCI Corporation 2700 North First Street San Jose, California Tel

Sanmina-SCI Corporation 2700 North First Street San Jose, California Tel Sanmina-SCI Corporation 2700 North First Street San Jose, California 95134 Tel 408 964 3500 {Date} {Supplier Name} {Company Name} {Address 1} {City, State, Zip Code} Re: Supplier Requirements for RoHS

More information

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding

More information

RoHS Compliant (6/6) according to Directive 2002/95/EC when ordered with 100% Sn solder.

RoHS Compliant (6/6) according to Directive 2002/95/EC when ordered with 100% Sn solder. Overview The KEMET Organic Capacitor (KO-CAP) is a tantalum capacitor with a Ta anode and Ta 2 O 5 dielectric. A conductive organic polymer replaces the traditionally used MnO 2 as the cathode plate of

More information

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology by J. Osenbach 1, S. Emerich1, L. Golick1, S. Cate 2, M. Chan3, S.W. Yoon 3, Y.J. Lin 4 & K. Wong 5, 1LSI Corporation

More information

AN1294 Application note

AN1294 Application note Application note PowerSO-10RF: the first true RF power SMD package Introduction During the last years, as the size of electronic components has decreased and their reliability increased, there has been

More information

Packaging Commercial CMOS Chips for Lab on a Chip Integration

Packaging Commercial CMOS Chips for Lab on a Chip Integration Supporting Information for Packaging Commercial CMOS Chips for Lab on a Chip Integration by Timir Datta-Chaudhuri, Pamela Abshire, and Elisabeth Smela Biocompatibility Although the supplier s instructions

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SN54155, SN54156, SN54LS155A, SN54LS156, SN74155, SN74156, SN74LS155A, SN74LS156 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SDLS057 MARCH 1974 REVISED MARCH 1988 PRODUCTION DATA information is current

More information

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,

More information

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan

More information

ISA-WELD // Precision resistors. BRS // Size Features

ISA-WELD // Precision resistors. BRS // Size Features Features 2 W power rating at 2 C Constant current up to 32 A (2 mohm) copper connectors Solid metal precision resistance materials Excellent long-term stability Ideal suited for mounting on DBC / IMS substrate

More information

PRODUCT/PROCESS CHANGE NOTIFICATION

PRODUCT/PROCESS CHANGE NOTIFICATION PRODUCT/PROCESS CHANGE NOTIFICATION PCN DCG-UPD/13/8217 Dated 21 Nov 2013 Standardization of assembly materials for ST PBGA (27x27 and 35x35) manufactured in ST Malta and StatsChippac Korea 1/5 PCN DCG-UPD/13/8217

More information

Development of Next-Generation ewlb Packaging

Development of Next-Generation ewlb Packaging Development of Next-Generation ewlb Packaging by Seung Wook Yoon, Yaojian Lin, Pandi Chelvam Marimuthu and *Rajendra Pendse STATS ChipPAC Singapore *Fremont, California USA Ganesh V. P, Andreas Bahr and

More information

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan 3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine

More information