Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

Similar documents
Abstract. Key words. I. Introduction

FOR OFFICIAL USE ONLY

10 Manor Parkway, Suite C Salem, New Hampshire

Dallas Semicoductor DS80C320 Microcontroller

Motorola MPA1016FN FPGA

NKK NR4645LQF Bit RISC Microprocessor

Motorola MC68360EM25VC Communication Controller

SGS-Thomson M17C1001 1Mb UVEPROM

Rockwell R RF to IF Down Converter

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

RH1083CK, 7.5A Low Dropout Positive Adjustable Regulator Dice

The Current State of the Art for Managing Electronic Component Obsolescence. Force Technologies Ltd

NEC 79VR5000 RISC Microprocessor

FOR OFFICIAL USE ONLY

SGS-Thomson L4990 Controller

This procedure shall apply to all microcircuit elements and semiconductors as follows:

Lattice isplsi1032e CPLD

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Altera EPM7128SQC EPLD

SGS-Thomson M28C K EEPROM

Oki M A-60J 16Mbit DRAM (EDO)

DEC SA-110S StrongARM 32-Bit Microprocessor

Intel Pentium Processor W/MMX

Quality and Reliability Report

Quality and Reliability Report

JOINT INDUSTRY STANDARD

National Semiconductor LM2672 Simple Switcher Voltage Regulator

AN Handling and processing of sawn wafers on UV dicing tape. Document information. Sawn wafers, UV dicing tape, handling and processing

UMC UM F-7 2M-Bit SRAM

Motorola PC603R Microprocessor

The Packaging and Reliability Qualification of MEMS Resonator Devices

Maximum MAX662 12V DC-DC Converter

CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Enabling Technology in Thin Wafer Dicing

RH1078M, DICE Micropower, Dual, Single Supply Precision Op Amp

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

VTC VM365830VSJ Pre-Amp

FOR OFFICIAL USE ONLY LINEAR TECHNOLOGY CORPORATION MILPITAS, CALIFORNIA ORIG DSGN ENGR RH117H AND RH117K POSITIVE ADJUSTABLE REGULATOR DICE

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

AN-400. Dimensions Format Pins Body Height Lead Pitch Thickness wide wide 0.100

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Wafer Level Molded DDFN Package Project Duane Wilcoxen

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015

PDF created with FinePrint pdffactory Pro trial version

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

HYPRES. Hypres MCM Process Design Rules 04/12/2016

What decap really brings to quality control

MTS Semiconductor Solution

Xilinx XC4036EX FPGA

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings.

NSOP Reduction for QFN RFIC Packages

Lattice 3256A-90LM PLD

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

Dicing Products. Hub Blades and Services for Advanced Material Applications

NSOP REDUCTION FOR QFN RFIC PACKAGES

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

21 rue La Nouë Bras de Fer Nantes - France Phone : +33 (0) website :

(13) PCB fabrication / (2) Focused assembly

KGD STANDARDS. Lori Hornback Irvine Sensors Corporation June SWTW'98 - KGD Standards 1

Assembly Reliability of TSOP/DFN PoP Stack Package

Enhancement Mode GaN FETs and ICs Visual Characterization Guide

High Yield Dicing of 100 mm and 150 mm SiC Wafer with High Throughput

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Assembly and Test Houses: Discrete Semiconductor Components. Generic Specification No. 5200

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Quality in Electronic Production has a Name: Viscom. System Overview

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

PRESSURE SENSORS CHALLENGES IN DESIGN AND PRODUCTION DR. MATTHIAS PESCHKE

Long-term reliability of SiC devices. Power and Hybrid

Change Summary of MIL-PRF Revision L December 06, Update/ clarification

ENGINEERING PRACTICE STUDY PROJECT NUMBER: TITLE:

DAICO Industries. DAICO Industries, Inc E. 233rd. Street Carson, CA Tel: 310/ Fax: 310/

DISTRIBUTION LIST CHANGE RECORD

Statement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project

TN0873 Technical note

Failure Modes in Wire bonded and Flip Chip Packages

TOWARD MEMS!Instructor: Riadh W. Y. Habash

SEMICONDUCTOR STANDARD VISUAL INSPECTION SPECIFICATIONS FOR MwT GaAs FETs LEVEL 1

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Asia/Pacific Semiconductor Packaging and Assembly Facilities, 2002 (Executive Summary) Executive Summary

Chips Face-up Panelization Approach For Fan-out Packaging

High Efficiency 40 mil ThinGaN LED (455nm) Lead (Pb) Free Product - RoHS Compliant ODB40RG

Non-Hermetic Packaging of RF Multi-Chip Modules

For MIL-STD-981 inductors or transformers, Class B lot control applies, see Para. 5.1 for requirements.

Why Flex? Capabilities. Why PCi?

5. Packaging Technologies Trends

Issue 51 September 2013

High Efficiency 40 mil ThinGaN LED (525 nm) Lead (Pb) Free Product - RoHS Compliant ODT40RG

of the International Traffic in Arms Distribution Regulations Statement: (ITAR) Public and is Release. approved for public distribution.

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Abstract. Introduction

Reliability Tests for Discriminating Between Technological Variants of

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

ANALYSING BACKSIDE CHIPPING ISSUES OF THE DIE AT WAFER SAW. Martin Vagues In Partial Fulfillment of MatE 234 May 10th, 2003

Change Summary of MIL-PRF Revision K

Transcription:

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3) Charlie C. Megia Golden Altos Corporation 402 South Hillview Drive, Milpitas, CA 95035 cmegia@goldenaltos.com Tel: 1-408-956-1010 Fax: 1-408-956-1212 Abstract Today s leading-edge semiconductor devices are designed and manufactured for high volume, low cost industrial and consumer based products. The design and layout of these new integrated circuits (ICs) favor plastic molded assembly with an eye toward reduced cost, not dependability. This leaves the high reliability, low volume military and aerospace applications with fewer hermetic package choices directly from the Original Component Manufacturer (OCM). The challenge exists to bridge the reliability requirements of military and aerospace communities with leading edge ICs designed for the mass market.

Introduction The demands of the commercial and industrial markets have driven the semiconductor industry towards miniaturization, increased yield to maximize productivity, and reduce cost. This drive for cost reduction pushes the boundaries of minimizing die size, bond pad size, and pitch. Process Control Monitors (PCMs) were found traditionally in each reticle. PCM has now moved to the scribe lines to maximize useable space for die fabrication (Figure 1.1). Figure 1.1: Typical PCM Location before saw First Assembly Process Modification: Wafer Saw Experiment The need to remove the PCM from the scribe lines can cause assembly issues with highreliability hermetic IC packages. Hermetic packages have air cavities so loose Foreign Object Debris (FOD) generated from the wafer dicing process of the PCM can cause both optical inspection rejects (per MIL-STD-883 TM2010) and electrical failures in the field. Conductive metal from the PCM, if later dislodged, could short between bond wires, bond pads or any circuitry opening on the die surface (See Figure 1.2). This issue does not exist in the Plastic Encapsulated Microcircuits (PEMs) as the entire die and internal package leads are encased in plastic which will trap any FOD. Several ways exist for removing the PCM from the scribe line. One method uses a narrow saw blade (under half the scribe line width) with two shallow sawing passes and a final complete saw. The shallow cut depth is enough to remove the surface metallization of the PCM. The final step is a complete cut through the entire depth of the wafer at the middle of the scribe line. This process employs a single blade allowing the use of the same saw station without any blade changes or removal of the wafer from the saw equipment.

Figure 1.2: Residual metal from PCM A variation on this method calls for the removal of the PCM with a saw blade as wide as the PCM and at a cut depth just below the PCM metallization. The final cut uses a standard saw blade with exposure greater than the wafer thickness and a blade width under half of the scribe line width. This method requires the use of two different saw stations. The wafer must be removed from the wider blade station and mounted on the saw station with a thinner blade. An alternative method uses a saw blade just as wide as the PCM metallization and cuts in a single pass. This method saves time as it s just a single cut. Drawbacks to this process include the need to slow down the saw cut speed and constant monitoring of the cut to avoid any blade wobble or equipment drift. In this particular example, a 2830 blade was used (see Figure 1.3). This blade selection matches the PCM metallization on this particular step pattern. The PCM is 2.65 mil wide, so 2.8 mil wide blade will completely remove all PCM metallization. Figure 1.3: Top view of alternative method

Issues With PCM Removal Figure 1.4 shows an example of blade wobble using a 3030 blade. While not a concern for commercial grade part, this chipping will not pass muster in the high-reliability world. In this example, the initial blade selected for PCM removal was much wider than the PCM. Reduction of the saw cut speed can help decrease blade wobble, but with other trade-offs. Reducing the blade thickness from 3 mils to 2.8 mils adds another level of security as there is now additional room for error. Figure 1.4: Blade wobble developed using 3030 blade at normal cut speed.

Wafer Saw Results Eliminating the saw street PCM with the use of blades wider than the PCM works, but the drawbacks include longer processing time (slow table speed) and increased silicon dust on the exposed bonding pads (see Figure 1.5). Figure 1.5: Heavy silicon dust reduced table speed and cut volume