EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT

Similar documents
Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish

Electroless Nickel / Electroless Palladium / Immersion Gold Process For Multi-Purpose Assembly Technology

Optimizing Immersion Silver Chemistries For Copper

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG

Optimizing Immersion Silver Chemistries For Copper

An Overview of IPC Plating Specification Completions, Revisions and Future Plans

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

Int. CI.*: B 32 B 15/01 B 32 B 15/18, B 32 B 3/00 C 25 D 5/14, H 01 L 21/48 H 01 L 23/02. Morristown, NJ 07960IUS)

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

A NEW SURFACE FINISH FOR THE ELECTRONICS INDUSTRY Ernest Long PhD and Lenora Toscano MacDermid Waterbury, CT, USA

SN100C Technical Guide

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Welcome to the Real World of Lead Free Soldering

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Overpad Metallizations and Probe Challenges

PBA Qualification Guideline

Control of Electroless Nickel Baths. Eugene Shalyt, Semyon Aleynik, Michael Pavlov, Peter Bratin, Chenting Lin ECI Technology, Totowa, New Jersey, USA

Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.

The Role Of Electroplates In Contact Reliability

HBLED packaging is becoming one of the new, high

Evaluation of Pb-free BGA Solder Joint Reliability on Ni-based Surface Finishes using Alternative Shear and Pull Metrologies

Metallization of MID Dec 2 010

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Innovative MID Plating Solutions

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

Effectiveness of Conformal Coat to Prevent Corrosion of Nickel-palladium-goldfinished

Investigation of the recommended immersion Tin thickness for Pbfree

Lead Free Solder for Flip Chip

PROCEDURES FOR CONTACTS AND SYSTEMS

Reflow Profiling: Time a bove Liquidus

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC.

Axiom Electronics LLC

Question: Are RO4000 materials compatible with lead-free processes? Answer:

Bright Lights, Big Finish

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

ELIMINATING FALSE POSITIVE ICT RESPONSE THROUGH THE USE OF ORGANIC-METAL FINAL FINISH

NASA DOD PHASE 2: SAC305 AND SN100 COPPER DISSOLUTION TESTING

Henkel Pb-Free Soldering Technology

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

contaminated, or if the location of the assembly house is well above sea level.

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys

THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES. I. V. Kadija J. A. Abys

PBA Design-for-Manufacturing Guideline

Global Supplier. of Soldering. and Brazing. Preforms

ATS Document Cover Page

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

Bungard Surfaces Page 1 / 8

IMC Layers Formed with Various Combinations of Solders and Surface Finishes and Their Effect on Solder Joint Reliability

METHODS OF COATING FABRICATION

GRAPHIC MANUFACTURING CAPABILITY Q217-18

NPL REPORT MAT 6. Preliminary Measurements for Thermoplastic Electronics: Developing a Stress Screening Test. M WICKHAM, L ZOU and C HUNT

Fixed Resistors INSULATED ALUMINUM SUBSTRATES. Thermal Solutions for Hi Brightness LED Applications - Application Note

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Relative Reliability Measurements for Electrically Conductive Adhesive Joints on Subtractive Thermoplastic Substrates

S3X58-G801. High Performance Low Voiding LF Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste.

Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls

PRODUCTION SERVICE OF PRINTED CIRCUIT BOARDS (PCBS)

ALPHA EF product guide. Enabling Wave Soldering Flux Technology for Lead- Free Processing

Why Flex? Capabilities. Why PCi?

Images of Failures in Microelectronics Packaging and Assembly

Direct Copper Metalization of Aluminum: Elimination of Zincate

An Investigation of Whisker Growth on Tin Coated Wire and Braid

Nickel-free Metal Finishes

White Paper Understanding the Risk of Gold Flash. By Randy Schueller and Craig Hillman

ALPHA OM-5100 FINE PITCH SOLDER PASTE

POWERFUL PRINTED CIRCUIT BOARD MANUFACTURING SOLUTIONS

Hard Gold Plating vs Soft Gold Plating Which is Right for My Application? By: Matt Lindstedt, Advanced Plating Technologies

NEWS FROM IPC. Conflict Minerals Legislation Moving Forward in the EU

INTRODUCTION OF A NEW PCB SURFACE FINISH FOR THE ELECTRONICS INDUSTRY

Technology HF-Printed Circuits Rev For latest information please visit

Basic 4-layer manufacturing process

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Inlay-Clad Gold Alloys

Flip Chip - Integrated In A Standard SMT Process

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

Re tinning Components for Hi Rel Assembly

S3X48-M500C-5. Powerful Wetting Lead Free Solder Paste. Product information. Koki no-clean LEAD FREE solder paste. Contents.

The Effects of Board Design on Electroplated Copper Filled Thermal Vias for Heat Management

12 Technical Paper. Key words: PPR electroplating, via fill, thermal management, through hole fill

EFFECTIVENESS OF CONFORMAL COATINGS IN PREVENTING RESISTOR SILVER SULFIDE CORROSION

S/C Packaging Assembly Challenges Using Organic Substrate Technology

Abstract. Key words. I. Introduction

Design and Assembly Process Implementation of 3D Components

Plating System Specifications and Inspection Techniques

Team Metal Finishing Inc.

Company Overview Markets Products- Capabilities

Editorial Manager(tm) for Microsystem Technologies Manuscript Draft

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Transcription:

EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT Gerard O Brien, Solderability Testing and Solutions Inc., Richmond, KY Dave Hillman, Rockwell Collins, Cedar Rapids, IA INTRODUCTION Printed circuit board surface finishes are a topic of constant discussion as environmental influences, such as the Restriction of Hazardous Substances (RoHS) Directive or technology challenges, such as flip chip and 01005 passive components, initiate technology changes. These factors drive the need for greater control of processing characteristics like coplanarity and solderability, which influence the selection of surface finishes and impact costs as well as process robustness and integrity. The ideal printed circuit board finish would have good solderability, long shelf life, ease of fabrication/processing, robust environmental performance and provide dual soldering/wirebonding capabilities; unfortunately no single industry surface finish possesses all of these traits. The selection of a printed circuit board surface finish is ultimately a series of compromises for a given application. KEY WORDS: Solderability, Surface Finishes BACKGROUND In 1993 Rockwell Collins introduced an avionics product which incorporated Chip On Board (COB) technology, that used a printed circuit board surface finish consisting of a dual electroplated gold configuration designed to satisfy both wirebonding and soldering process requirements. A gold plating thickness of approximately 30 microinches for solderability and avoidance of gold embrittlement issues was specified on the soldering pads. A gold plating thickness of approximately 60 microinches for wirebondability was specified on the bonding pads. The dual plating configuration was successful but substantially increased the cost and complexity of the printed circuit board due to the additional fabrication steps. A 1995-1996, investigation [1] evaluated a number of board surface finishes with the goal of qualifying a replacement surface finish for the dual plating configuration. The replacement surface finish needed to be wirebondable, avoid solder joint integrity issues associated with gold content and have a minimum 12 months shelf life. Table 1 lists the specific printed circuit board surface finishes that were assessed. Table 1: Printed Circuit Board Surface Finishes Tested Surface Finish Electrolytic Gold/Nickel/Copper ENIG Electroless Nickel/Immersion Gold ENIPIG Electroless Nickel/Immersion Palladium/Immersion Gold Electroless Palladium/Nickel/Copper Electroless Palladium/Copper Immersion Silver/Copper Immersion Bismuth/Copper Plating Configuration Au = 3 µinch increments, Range: 3-24 µinches Au - 2-4 µinch Flash Au, Pd = 3 µinch increments, Range: 3-24 µinches Pd = 3 µinch increments, Range: 3-24 µinches Pd = 3 µinch increments, Range: 3-24 µinches 3 µinches 3-5 µinches Note: Nickel thickness (when used) for all samples was 100-200 µinches The 1995/96 testing included solderability testing in accordance with the IPC-JSTD-002 specification, surface finish oxidation assessment using Sequential Electrochemical Analysis (SERA), and ball bond/wedge bond wirebondability testing in accordance with the MIL- STD-883D, Method 2011.7, test condition C procedures. The testing revealed that ENIPIG and the electroless palladium surface finish combinations achieved the desired solderability, shelf life and wirebondability goals. The ENIPIG surface finish was substituted for the dual gold plating finish configuration to reduce costs and to improve the overall product integrity. Spare test specimens with the investigation surface finishes were produced for the study but were not utilized during testing. These specimens were placed in non-sealed polyethylene bags, stored in a 21ºC/30%-65% RH environment and promptly forgotten. The specimens were re-discovered in 2015 after accumulating 20 years of total storage time, thereby providing an opportunity to investigate extreme long term solderability of a well characterized set of printed circuit board surface finishes.

Test Specimen The test specimen was a bismaleimidc-triazine (BT) laminate, 0.040 inches thick with 0.5 ounce copper outer layers sheared into 3x3 inch squares. These 3x3 substrates were electroplated with approximately 0.001 inches of copper prior to the application of each specific test surface finish. The test substrates that contained a nickel layer had approximately 0.0001-0.0002 inches of electroless nickel plating deposited. The 3x3 test substrates were diamond cut into 6 sections approximately 0.5 inches wide after plating for use in the 1995/96 evaluation. A total of 3-5 spare specimens that were 20 years old of each surface finish were available for the new solderability investigation. Test Plan A sample from each of the surface finishes and thicknesses was initially tested using a Metronelec ST88 wetting balance and following the protocol detailed in the IP CJSTD003C WAM1. These samples were tested using eutectic Sn Pb solder and using the prescribed test flux # 1. The test temperature was 235 C with a dwell time of ten seconds in the solder pot. Only two sample groups failed to produce positive wetting forces: the single thickness sample of immersion bismuth and the 3 microinch palladium over copper sample. Based on these initial screening results, additional samples were cut at random from the sample strips and were tested using the same test protocols. A number of selected samples were assessed using Focused Ion Beam (FIB) microscopy. A FEI Quanta 200-3D Dual Beam system with a gallium target ablation source and a maximum ablation rate of 0.5 microns/minute was used (Figure 1). A layer of platinum was vapor deposited onto the test samples prior to FIB analysis to prevent extraneous ablation damage. Sample assessment was also conducted using a Fischer Technologies XDV-SDD X-ray Fluorescence (XRF) system (Figure 2). Figure 1: FEI Quanta 200-3A Dual Beam FIB System Figure 2: Fischer Technologies XDV-SDD XRF System RESULTS Immersion Bismuth Surface Finish Upon visual examination, the immersion bismuth surface finish test coupons appeared to be heavily oxidized. Wetting balance testing results showed no positive wetting forces were produced, further indicating that the bismuth surface finish had diffused into the underlying copper. Figure 10 illustrates the immersion bismuth wetting balance results. Immersion Silver Surface Finish The immersion silver surface finish test coupons exhibited some oxidation upon visual examination. Wetting balance testing results showed slow initial wetting times with final positive wetting forces (see Figure 11). These wetting balance values indicate degradation of the immersion silver surface but no negative impact of diffusion issues as were observed with the immersion bismuth surface finish.

Since current immersion silver surface finishes are typically 8-16 microinches thick, it was speculated that the original 3 microinch layer was consumed by oxidation and/or diffusion after 20 years of storage. XRF assessment measured 1.2 microinches of immersion silver while FIB assessment measured the immersion silver deposit closer to 2.4 microinches in thickness (Figure 3). Figure 4: FIB Image of the Nominal 3 Microinch Electroless Palladium Deposit (50000X Magnification) Figure 3: FIB Image of the Immersion Silver Deposit (50000X Magnification) Electroless Palladium/Copper Surface Finish The electroless palladium surface finish test coupons covered a palladium thickness range of 3-21 microinches and there was some coupon oxidation evident by visual examination prior to testing. The wetting balance testing results, shown in Figure 12, merge multiple tests for electroless palladium with increasing palladium thickness. The thinnest sample, nominally 3 microinches, was the only group that failed to produce positive wetting forces. The initial wetting times and final forces for the remaining sample groups are overall very consistent with palladium thickness, indicating no apparent negative impact on the protection of the underlying copper for palladium finishes in excess of 3 microinches. FIB and XRF assessment were conducted to characterize changes in the electroless palladium layer after 20 years of storage. XRF assessment found no evidence of electroless palladium but FIB assessment measured the electroless palladium deposit at 0-0.3 microinches in thickness (Figure 4) for the 3 microinch electroless palladium sample. However, for the 6 microinch electroless palladium sample, the XRF measurement was 5.6 microinches and the FIB measurement was 4-6 microinches (Figure 5). Figure 5: FIB Image of the Nominal 6 Microinch Electroless Palladium Deposit (50000X Magnification) Electroless Nickel/Immersion Gold (ENIG) Surface Finish The wetting balance test data for the ENIG surface finish are shown in Figure 13. The wetting times are somewhat slow and the rates of rise low, which is characteristic of ENIG with some age or stress on the deposit. The porous immersion gold deposit offers good protection to the underlying nickel but not enough to prevent the occurrence of some oxidation. However, the final wetting forces are excellent and meet the requirements of the soon to be released IPC 4552A specification. Increasing flux activity

would have a dramatic impact on wetting times and rate of rise but little on the final wetting forces. microinches for the electroless palladium and 312 microinches for the electroless nickel (Figure 8). FIB and XRF assessment were conducted to characterize the changes in the ENIG plating after 20 years of storage. XRF assessment measured the immersion gold deposit at 4.9 microinches and the electroless nickel at 406 microinches. FIB assessment measured the immersion gold deposit at 2.4 microinches and the electroless nickel at 400 microinches (Figure 6). Figure 7: FIB Image of the 3 microinch Electroless Nickel/Electroless Palladium Deposit (50000X Magnification) Figure 6: FIB Image of the ENIG Deposit (50000X Magnification) Electroless Nickel/Electroless Palladium Surface Finish The wetting balance test data for the electroless nickel/electroless palladium are shown in Figure 13. Overall this group exhibited excellent robustness with the majority wetting in less than 1 second. The rates of rise are good, which indicated the presence of only a minor oxide layer that was easily reduced by the rather inactive test flux # 1. The spread in the final wetting forces is relatively small with final forces somewhat lower than ENIPIG surface finish, but excellent overall given the age of the samples. XRF assessment measured the electroless palladium at 5.11 microinches and the electroless nickel at 180 microinches with the FIB assessment measured the electroless palladium deposit at 2.6 microinches and the electroless nickel at 188 microinches (Figure 7) for the 3 microinch electroless palladium sample. For the 6 microinch electroless palladium sample, the XRF measurement was 5.95 microinches for the electroless palladium and 298 microinches for the electroless nickel with the FIB measurement at 2.1 Figure 8: FIB Image of the 6 microinch Electroless Nickel/Electroless Palladium Deposit (50000X Magnification) Electroless Nickel/Electroless Palladium/Immersion Gold (ENIPIG) Surface Finish The wetting balance test results for the ENIPIG surface finish are shown in Figure 15. The use of immersion gold over the electroless palladium dramatically improved the robustness of the deposit. Wetting times were excellent at under 0.5 seconds, even after 20 years of storage. The rates

of rise are also excellent to a final wetting force that meets the current requirements of the IPC 4556 ENEPIG specification. FIB and XRF assessment were not conducted on the ENIPIG surface finish due to sample quantity constraints. Copper/Electroless Nickel/Electrolytic Gold Surface Finish The wetting balance test results for the electroless nickel/electrolytic gold surface finish are shown in Figure 16. The thinnest nominal gold deposit was 5 microinches. The consistency of the group is excellent with the majority producing positive wetting forces in less than 1 second. The rates of rise to the final wetting forces are similarly excellent, indicating that the gold layer has protected the underlying nickel from passivation. XRF assessment measured 5.8 microinches of electrolytic gold and 92 microinches of electroless nickel. The FIB assessment measured 3.6 microinches of electrolytic gold and 100 microinches of electroless nickel (Figure 9). Figure 9: FIB Image of the Electroless Nickel/Electrolytic Gold Deposit (50000X Magnification) DISCUSSION Printed circuit board surface finishes have evolved during the past 20 years, so the surface finishes in the study are not apples to apples with surface finishes used by today s board fabricators. Modern board surface finishes are clearly better in terms of consistency/reproducibility, which makes positive solderability test results of these 20 year surface finishes reassuring. The following discussion points can be drawn from the data: The primary driving mechanisms for loss of solderability oxidation and diffusion were confirmed in the test results. FIB and XRF assessment revealed that the 3 microinch surface finish coupons were significantly degraded after 20 years of storage. The ability of different plating metallurgies and plating combinations to reduce surface finish oxidation and diffusion mechanisms was realized on the surface finishes tested. The immersion silver surface finish did surprising well despite its thinness. The IPC-4553 specification requires a significantly thicker plating to avoid the impact of storage and solder processing. The study testing results re-affirm the validity of the specification position/data covering the current immersion silver plating thickness requirements. The importance of having a nickel plating barrier to reduce the impact of diffusion was demonstrated. Nickel plating prevented the adverse effects of the copper diffusion on a number of the surface finishes. The importance of having immersion gold plating over the palladium plating to reduce the impact of surface oxidation/interface reactions was demonstrated. The immersion gold plating reduced the oxidation of the underlying surface finish and improved the solderability results. A storage condition of 21ºC/30%-65% RH in nonsealed polyethylene bags is not a particularly harsh environment, but is representative of many board storage environments used in industry today. The study test results are not representative of more severe board storage environments, but the results do demonstrate that properly processed, controlled surface finishes can have extremely long storage lives under specific conditions. CONCLUSION The study test results show that a variety of printed circuit board finishes subjected to a storage condition of 21ºC/30%-65% RH in non-sealed polyethylene bags maintained acceptable industry solderability test results after 20 years. ACKNOWLEDGEMENTS The authors would like to thank Hank Lajoie and Lisa Gamza of MacDermid Enthone Electronic Solutions for outstanding Focused Ion Beam (FIB) microscopy/xrf analysis, and Ross Wilcoxon, Rockwell Collins, for his scathing review of the manuscript. REFERENCES 1. D. Hillman, P. Bratin, M. Pavlov, Wirebondability and Solderability Of Various Metallic Finishes For Use In Printed Circuit Assembly, SMI Conference Proceedings, 1996.

Figure 10: Immersion Bismuth Wetting Balance Results Figure 11: Immersion Silver Test Coupon Wetting Balance Results (3 Individual Test Coupons)

Figure 12: Electroless Palladium Test Coupon Wetting Balance Results (Test Coupons Covering 3-21 microinch range) Figure 13: ENIG Test Coupon Wetting Balance Results (3 Individual Test Coupons)

Figure 14: Electroless Nickel/Electroless Palladium Test Coupon Wetting Balance Results Figure 15: ENEPIG Test Coupon Wetting Balance Results (3-24 microinch coupons)

Figure 16: Electroless Nickel/Electrolytic Gold Test Coupon Wetting Balance Results