Exclusive Technology Feature. Failure Analysis On Power MOSFETs With Copper Wire Bonds. Problems Of Decapsulation.

Similar documents
Cu-Al intermetallic growth behaviour study under high temperature thermal aging

EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING. A. Jalar, M. F. Rosle and M. A. A.

Cu Bond Wire Reliability and Decapsulation Process

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

CONSTRUCTIONAL ANALYSIS FOR QFN STACKED DIE FAILURE IDENTIFICATION. Universiti Kebangsaan Malaysia UKM Bangi,Selangor, Malaysia

Copper Wire Packaging Reliability for Automotive and High Voltage

Copper Wire Bonding Technology and Challenges

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Issue 51 September 2013

A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging

Thermal Bond Reliability of High Reliability New Palladium-coated Copper Wire

Various Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components

23 rd ASEMEP National Technical Symposium

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Specimen configuration

Automotive Electronics Council Component Technical Committee

Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011

Supplementary Materials for

NSOP REDUCTION FOR QFN RFIC PACKAGES

Failure Modes in Wire bonded and Flip Chip Packages

Enhancing Fine Pitch, High I/O Devices with Copper Ball Bonding

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC.

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

Teaching Lab Course on Electronic Packaging and Materials

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Corrosion Testing of Several Waterwall Coatings

Electric Flame-Off Characteristics and Fracture Properties of 20 m Thin Copper Bonding Wire

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

Motorola MC68360EM25VC Communication Controller

EXPERIMENTAL RESEARCH OF COPPER WIRE BALL BONDING

Overpad Metallizations and Probe Challenges

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages

NSOP Reduction for QFN RFIC Packages

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

surface. As heat and ultrasonic energy soften the wire and pad metallization the bonding tool deforms the bonding wire against the bond pad and forms

PLASMA TREATMENT OF X-Wire. Insulated Bonding Wire

Working Around the Fluorine Factor in Wire Bond Reliability

QFN Challenges: Second Bond Improvement to Eliminate the Weak Stitch (Fish Tail) Failure Mechanism on Pre Plated Lead Frame

Optimizing Immersion Silver Chemistries For Copper

LOW-PRESSURE DC PLASMA CLEANING ON LEADFRAME SURFACE. Piti Sinnuntasen*, S.Tipawan Khlayboonme, and Warawoot Thowladda

VTC VM365830VSJ Pre-Amp

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Rockwell R RF to IF Down Converter

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW

High Throw Electroless Copper Enabling new Opportunities for IC Substrates and HDI Manufacturing

Failure Analysis for ewlb-packages Strategy and Failure Mechanisms

Critical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr.

Technology Drivers for Plasma Prior to Wire Bonding

TECHNOLOGY (CT) IC IN AN ETCHER

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

MACROSTRUCTURE, MICROSTRUCTURE AND MICROHARDNESS ANALYSIS

Optimizing Immersion Silver Chemistries For Copper

MTS Semiconductor Solution

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

New I.R. Thermography methodology for failure analysis on tantalum capacitors

Effects of Cu and Pd Addition on Au Bonding Wire/Al Pad Interfacial Reactions and Bond Reliability

SN100C Technical Guide

Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance

Application Information Chemical Exposure of Devices Introduction Reducing the Potential of Corrosion Non-Hermetic Epoxy Packages

Three-Dimensional Molded Interconnect Devices (3D-MID)

Renesas M5M40R326 32Mbit DRAM Memory Structural Analysis

Abstract. Key words. I. Introduction

Final Year Project Proposal 1

Images of Failures in Microelectronics Packaging and Assembly

Comparative Study of NiNiP Leadframes from Different Processes

Analysis of plating grain size effect on whisker

3.3 Assessment Of Copper Bond Wire For Use In Long Term Military Applications

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014

Hannah Erika R. Ducusin, Jennifer.J. Fabular, Richard Raymond N. Dimagiba, Manolo G. Mena. A. Model Description

Cu/low κ. Voids, Pits, and Copper

Maxim Integrated Global Failure Analysis (FA)

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Maximum MAX662 12V DC-DC Converter

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Bare Die Assembly on Silicon Interposer at Room Temperature

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Investigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics

Metallization of MID Dec 2 010

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Dallas Semicoductor DS80C320 Microcontroller

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH

What decap really brings to quality control

Wire Bonding in Microelectronics

Comparison of the Corrosion Behavior of High Strength Aluminum Alloys after Exposure to ASTM B117 Environment. S.N. Grieshop*, R.G. Buchheit* Abstract

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Fabrication and Layout

PRODUCT/PROCESS CHANGE NOTICE (PCN)

IMC Layers Formed with Various Combinations of Solders and Surface Finishes and Their Effect on Solder Joint Reliability

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Passive components : 5 years failure analysis feedback From all markets

Evaluation of Cantilever Probe-Induced Dielectric Cracks in Cu/Low-k Devices

KGC SCIENTIFIC Making of a Chip

Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode

Transcription:

Failure Analysis On Power MOSFETs With Copper Wire Bonds by Huixian Wu, Arthur Chiang, and David Le, Vishay Siliconix, Santa Clara, Calif. ISSUE: March 2012 Copper wire bonds are being used increasingly in microelectronic components as a less expensive alternative to bonds made of gold. So far, the evidence indicates that copper is a viable alternative, but proving its reliability will require new failure analysis (FA) techniques that are specific to the copper wire-bonding process. In this article, we talk about some new FA techniques and procedures that have been developed specifically for components using copper-wire technology. We explain why copper wires need to be treated differently from gold and use case studies from power MOSFET devices to show a step-by-step example of an FA process designed to preserve all the evidence needed to perform an effective analysis on failed devices. Problems Of Decapsulation A major issue is the method used to open up the part to see what caused the failure. The traditional wet chemical/jet etch decapsulation method does not work in copper-wire bonded products because the fumes from nitric acid have the effect of quickly etching copper wires. Figs. 1 and 2 show an example of copper wires that were corroded following use of the traditional decapsulation method developed for gold wire-bonded parts. Fig. 1. Traditional wet chemical decapsulation of copper-wire part. 2012 How2Power. All rights reserved. Page 1 of 17

Fig. 2. Enlarged image of the damaged copper wires shown in Fig. 1. Damage done to the wires by etching can complicate any subsequent analysis, so a corrosion-free decapsulation method is needed. One approach we tried was using laser decapsulation to partially remove the molding compound, followed by an optimized wet chemical etching/jet etch to expose the die surface. This minimizes the damage to copper wires and bonds. A device decapsulated using this method is shown in Fig. 3. The integrity of the copper wires and bonds is clearly preserved, but even a minimal application of wet chemicals might wash away foreign substances that could turn out to be the root cause of the device failure. 2012 How2Power. All rights reserved. Page 2 of 17

Fig. 3. Laser/chemical decapsulation of copper-wire part. Eventually we found that the best method to facilitate examination of lifted wire bonds, die attach overflow, die surface contamination, and so forth, is a combination of laser decapsulation and plasma dry etching. Fig. 4 shows an example of a laser/plasma decapsulated part where the surface of the die, wires, and bonds is well preserved for further analysis. 2012 How2Power. All rights reserved. Page 3 of 17

Fig. 4. Laser/plasma dry decapsulation of copper-wire part. Copper Wire Bonds And Residual Aluminum From Metallization Copper wire bonds also need to be studied to determine the thickness of the leftover die metallization after the w ire-bonding process. The minimum thickness of the aluminum layer remaining under the copper wire bonds is a critical factor for the long-term reliability of copper wire-bonded products. A focused ion beam (FIB) has been an essential FA tool for characterizing this aspect of the copper bonding process. We developed a combination of parallel polishing and FIB cross-section analysis to create an FA process that could be done without using wet chemicals. Fig. 5 shows the parallel polishing off of the molding compound to expose the bare die surface. A thin layer of molding compound still covers the lower right half of the die because of a subtle die tilt in the original device. 2012 How2Power. All rights reserved. Page 4 of 17

Fig. 5. Parallel polishing off of molding compound. A minute tilt in die relative to the supporting lead-frame caused the upper-left corner of the die to be polished slightly more. Figs. 6 and 7 show photos of FIB cross-sectioning through a copper wire bond, indicating the minimum remaining aluminum thickness to be 0.125 μm. This is the kind of bond that needs to be avoided, but it could easily happen without a good analysis technique. Fig. 6. FIB cross-section through a copper wire bond. 2012 How2Power. All rights reserved. Page 5 of 17

Fig. 7. FIB cross-section through a copper wire bond a close-up. A faster way to measure the thickness of the aluminum layer under the copper wire bonds is a chemical etching method that etches away only copper wires and bonds while preserving the aluminum layer underneath, enabling an FIB cross-section analysis. The advantage of this method is that it provides an overview of all the copper wire bonds across the whole die surface, allowing the appropriate wire bond to be selected for FIB crosssection analysis. Fig. 8 shows an overview of die surface after wet chemical etch. Fig. 9 shows the FIB cross-sectioning through one of the wire-bonded areas. Note that the grain boundary of the aluminum top metallization and the push-out of aluminum at the perimeter by wire bonding can be clearly seen, indicating that the top metal surface had not been altered. 2012 How2Power. All rights reserved. Page 6 of 17

Fig. 8. Overview of die surface after removal of copper wire bonds. Fig. 9. FIB Cross-section through the copper wire-bond area. 2012 How2Power. All rights reserved. Page 7 of 17

The traditional mechanical method of exposing a cross section of the wire bonds often results in smearing of the copper at the interface between copper bond and under-the-bond metal. Local FIB fine polishing after mechanical grinding can solve this problem. Figs. 10 and 11 show the images after mechanical/fib fine polishing of the cross section. Fig. 10. A copper bond cross section prepared by mechanical grinding, followed by FIB fine polishing. 2012 How2Power. All rights reserved. Page 8 of 17

Fig. 11. Enlarged picture of copper bond and aluminum interface shown in Fig. 10. Case Study One The device, a MOSFET bonded with copper wires, failed with high on-resistance after 1000 cycles of condition C temperature cycling. The source wire bonds and wedge bonds needed to be carefully examined. First, we exposed the copper wedge bonds using only laser decapsulation, as these could be easily damaged by traditional wet-decapsulation methods. Figs. 12 and 13 show the exposed copper wedge bonds after laser decapsulation. SEM inspection revealed cracks on wedge bonds of the MOSFET, which could be the main cause of the anomalously high R DS (O N ). 2012 How2Power. All rights reserved. Page 9 of 17

Fig. 12. Laser decapsulation to expose the copper wedge bonds. 2012 How2Power. All rights reserved. Page 10 of 17

Fig. 13. Enlarged picture of copper wedge bond cracks shown in Fig. 12. Next, we examined the copper wire bond and top metal interface by using a mechanical cross-section through the center of the copper wire bonds, followed by FIB fine polishing to eliminate the copper smearing. SEM analysis revealed a normal interface between the copper wire and aluminum top metal (Figs. 14 and 15.) After examining both copper wire bonds and wedge bonds, we concluded that the high R DS (ON) failure could be attributed to the cracks in the copper wedge bonds. 2012 How2Power. All rights reserved. Page 11 of 17

Fig. 14. Overview of the copper wire bond and aluminum interface after FIB fine polishing. 2012 How2Power. All rights reserved. Page 12 of 17

Fig. 15. Enlarged picture of copper bond and aluminum interface shown in Fig. 14. Case Study Two During the development and optimization of Vishay s high-reliability copper wire-bonding process, failure analysis played a crucial role in characterizing the bonding process parameters. FA techniques played a key role in helping us to characterize the minimum thickness of the residual aluminum under the copper wire bonds as a function of various bonding parameters. The table shows an example of an experiment where wire-bonding parameters were adjusted to cover some range around a set of nominal values. 2012 How2Power. All rights reserved. Page 13 of 17

Table 1. Copper w ire-bonding parameters. Note that the parameters are relative numbers that are typically wire bonder specific. A bigger number means either greater impact force or higher ultrasonic power used after the contact between bond wire and die surface is established. Leg Copper Bonding Parameters Base Power Base Force Contact Force A1 95 80 280 A2 85 90 300 A3 80 100 320 A4 70 110 340 We used 63% nitric acid at 30 C to remove the copper wire bond without attacking the underlying aluminum layer. This was followed by FIB cross-section analysis to investigate the minimum remaining aluminum layer under the copper wire bonds. Fig. 16 shows the remaining aluminum thickness underneath the copper bond is around 2.06 μm on Leg A1. Fig. 17 shows the remaining Al thickness underneath the copper bond is around 3.97 μm on Leg A4. By using the minimu m remained Al thickness as an indicator of safety margin for over-bonding, we found that the decreased base power dramatically decreased the risk of over-bonding of copper wires. We concluded that an optimized set of bonding parameters would provide good bond integrity with no over-bonding. 2012 How2Power. All rights reserved. Page 14 of 17

Fig. 16. FIB X-section on a sample with the A1 bonding condition. 2012 How2Power. All rights reserved. Page 15 of 17

Fig. 17. FIB X-section on a sample with the A4 bonding condition. Further Reading 1. Meijiang Song, G. L. Gong, J. Z. Yao and et al., Study of Optimum Bond Pad Metallization Thickness for Copper Wire Bond Process, 2010 12th Electronics Packaging Technology Conference, pp.597 602. 2. S. Murali and N. Srikanth, Acid Decapsulation of Epoxy Molded IC Packages with Copper Wire Bonds, IEEE Trans. Electron. Packaging Manufacturing, Vol. 29, No. 3, July 2006, pp. 179-183. 3. J. E. Klein and L. Copeland, Decapsulatioon of Copper Bonded Encasulated Integrated Circuits Utilizing Laser Ablation and Mixed Acid Chemistry, 2010 ISTFA, pp. 133-136. 4. K. D. Staller, Low Temperature Plasma Decapsulation of Copper-w ire-bonded and exposed Copper Metallization Devices, 2010 ISTFA, pp. 127-132. 2012 How2Power. All rights reserved. Page 16 of 17

5. J. Premkumar, B. Senthil Kumar, M. Madhu and et al., Key Factors in Cu Wire Bonding Reliability: Remnant Aluminum and Cu/Al IMC Thickness, 2008 10th Electronics Packaging Technology Conference, pp.971 975. 6. X. Zhang, X. Lin, Y. Chen, The Reliability Evaluation of Cu Wire Bonding by Using Focus Ion Beam System, 2010 Int l Conf. on Electronic Packaging Technology & High Density Packaging, pp. 1049-1052. About The Authors Huixian Wu currently holds the position of reliability manager for Vishay Intertechnology. She is a member of IEEE and AEC, and is the author of over 30 papers. Ms. Wu holds a B.S. in material science and M.S. in semiconductor materials from Zhejiang University; an M.S. in reliability engineering from the University of Maryland, and a Ph.D. in electrical engineering from Lehigh University. Arthur Chiang currently holds the position of director of reliability engineering for Vishay Intertechnology. He is a member of IEEE, AEC, JEDEC, and EDFAS, and holds numerous patents in emission microscopy and power diodes. Mr. Chiang holds an M.S. in electrical engineering from Stony Brook University and a Ph.D. in electrical engineering and computer science from Princeton University. David Le currently serves as a failure analysis engineer for Vishay Intertechnology. He holds a B.S. in electrical engineering from San Jose State University. For further reading on power device reliability, see the How2Power Design Guide, select the Advanced Search option, go to Search by Design Guide Category, and select Reliability in the Design Area category. 2012 How2Power. All rights reserved. Page 17 of 17