Renesas Electronics, 2 IBM at Albany Nanotech, 3 IBM T. J. Watson Research Center, 4 IBM Microelectronics, and 5 GLOBALFOUNDRIES

Similar documents
Overview of Dual Damascene Cu/Low-k Interconnect

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

Electroless CoWP Boosts Copper Reliability, Device Performance Bill Lee, Blue29, Sunnyvale, Calif. -- 7/1/2004 Semiconductor International

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

45nm Reliability Issues. Glenn Alers Integration Group Novellus Systems

Evaluation and Evolution of Low κ Inter-Layer Dielectric (ILD) Material and Integration Schemes

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics

ALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology

Low-k Interlayer Dielectrics for 65 nm-node LSIs GPa Low-k Nano Clustering Silica NCS. Abstract

Adhesion and Electromigration in Cu Interconnect. Jim Lloyd, Michael Lane and Eric Liniger. Yorktown Heights, NY 10598

Processing and Moisture Effects on TDDB for Cu/ULK BEOL Structures

1.1 Background Cu Dual Damascene Process and Cu-CMP

New Materials as an enabler for Advanced Chip Manufacturing

Integration/Reliability Issues for Cu/low-k BEOL Interconnects

ALD of Copper and Copper Oxide Thin Films for Applications in Metallization Systems of ULSI Devices

Advanced Low Dielectric Constant Materials Learning and Perspectives

Evaluation of a New Advanced Low-k Material

Alternatives to Aluminium Metallization

Outline. Interconnect scaling issues Polycides, silicides and metal gates Aluminum technology Copper technology

RELIABILITY OF MULTI-TERMINAL COPPER DUAL-DAMASCENE INTERCONNECT TREES

11:30 AM - C4.4 Chemical Vapor Deposition of Cobalt Nitride and Its Application as an Adhesion-enhancing Layer for Advanced Copper Interconnects

200mm Next Generation MEMS Technology update. Florent Ducrot

Development of Low-resistivity TiN Films using Cat Radical Sources

New Materials and Processes for Advanced Chip Manufacturing

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Effect of impurity on Cu electromigration

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

Ultra High Barrier Coatings by PECVD

Notable Trends in CMP: Past, Present and Future

Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan

Electromigration Improvement for Advanced Technology Nodes

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Integration Issues with Cu CMP

BEOL PRE-METALLIZATION WET CLEAN: POST-ETCH RESIDUE REMOVAL AND METAL COMPATIBILITY

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

Chapter 3 Silicon Device Fabrication Technology

ENCAPSULATION OF ORGANIC LIGHT EMITTING DIODES

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Copper Interconnect Technology

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Effect of barrier process on electromigration reliability of Cu/porous low-k interconnects

Materials Perspective on Interconnects

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

SKW Wafer Product List

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Review of CMOS Processing Technology

Depositing and Patterning a Robust and Dense Low-k Polymer by icvd

Through Silicon Vias Annealing: A thermo-mechanical assessment

Development of different copper seed layers with respect to the copper electroplating process

Metal Oxide Nanotubes and Photo-Excitation Effects: New Approaches for Low Temperature Solid Oxide Fuel Cells

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

IC Fabrication Technology Part III Devices in Semiconductor Processes

Microtexture measurement of copper damascene line with EBSD

Interface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT

Czochralski Crystal Growth

Material based challenge and study of 2.1, 2.5 and 3D integration

Chemical Vapor Deposition

Polishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures

Understanding the mechanism of capping layer damage and development of a robust capping material for 16 nm HP EUV mask

EE143 Fall 2016 Microfabrication Technologies. Lecture 9: Metallization Reading: Jaeger Chapter 7

scattering study of phase separation at initially mixed HfO 2 -SiO

Lect. 2: Basics of Si Technology

Properties of TiN thin films grown on SiO 2 by reactive HiPIMS

p. 57 p. 89 p. 97 p. 119

Pulsed Nucleation Layer of Tungsten Nitride Barrier Film and its Application in DRAM and Logic Manufacturing

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

Atomic Layer Deposition (ALD)

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

TSV Interposer Process Flow with IME 300mm Facilities

Nano-Packaging : Hype, Hope or Happening?

Optimized CMP of ULK Dielectrics

Integration of Power-Supply Capacitors with Ultrahigh Density on Silicon Using Particulate Electrodes POWERSOC 2012

PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS

Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma

Hafnium -based gate dielectrics for high performance logic CMOS applications

ADVANCES IN ETCH AND DEPOSITION TECHNOLOGIES FOR 2.5 AND 3D BEOL PROCESSING

Spectroscopic Ellipsometry Film Metrology Braces for 45nm and Beyond

Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

Novel Approaches to Thermal Management for Power LED Packaging

Anisotropic Conductive Films (ACFs)

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY CRYSTALLINE SOLAR CELLS

Complementary Metal Oxide Semiconductor (CMOS)

Hafnium silicate and nitrided hafnium silicate as gate dielectric candidates for SiGe-based CMOS technology

Examples of dry etching and plasma deposition at Glasgow University

We are IntechOpen, the first native scientific publisher of Open Access books. International authors and editors. Our authors are among the TOP 1%

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Materials Characterization

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Fabrication of sub-100nm thick Nanoporous silica thin films

EE BACKEND TECHNOLOGY - Chapter 11. Introduction

DEPOSITION AND CHARACTERISTICS OF TANTALUM NITRIDE FILMS BY PLASMA ASSISTED ATOMIC LAYER DEPOSITION AS CU DIFFUSION BARRIER

Transcription:

Effective Cu Surface Pre-treatment for High-reliable 22nmnode Cu Dual Damascene Interconnects with High Plasma Resistant Ultra Low-k Dielectric (k=2.2) F. Ito 1, H. Shobha 2, M. Tagami 1, T. Nogami 2, S. Cohen 3, Y. Ostrovski 3, S. Molis 4, K. Maloney 4, J. Femiak 4, J. Protzman 4, T. Pinto 4, E. T. Ryan 5, A. Madan 4, C.-K. Hu 3, and T. Spooner 2 1 Renesas Electronics, 2 IBM at Albany Nanotech, 3 IBM T. J. Watson Research Center, 4 IBM Microelectronics, and 5 GLOBALFOUNDRIES Oct. 05. 2010, AMC2010 in Albany 2010 Renesas Electronics Corporation. All rights reserved.

1. Introduction Outline Low-k damage induced by Cu surface treatment 2. Experimental High plasma resistant low-k film Cu surface treatment conditions 3. Results and Discussion Surface analysis (Low-k and Cu films) Interconnect performance and reliability 4. Conclusion 2 2010 Renesas Electronics Corporation. All rights reserved.

Cu surface pre-treatment Trade-off relation between reliability and low-k damages. Cu oxide removal: Reliability improvement (EM and SM). Low-k damage: RC performance degradation (k-value increase). Cu oxide NH3 pre-treatment Low-k k damage Cap Cu Cu Cu 1) After CMP 2) Cu surface treatment 3) Cap deposition Optimization of pre-treatment with high plasma resistant low-k film. Step-1: Surface analysis (low-k and Cu films) Step-2: 22nm-node DDI (RC performance and reliability) 3 2010 Renesas Electronics Corporation. All rights reserved.

1. Introduction Outline Low-k damage induced by Cu surface treatment 2. Experimental High plasma resistant low-k film NH3 plasma treatment conditions 3. Results and Discussion Surface analysis (Low-k and Cu films) Interconnect performance and reliability 4. Conclusion 4 2010 Renesas Electronics Corporation. All rights reserved.

High plasma resistant low-k k film PECVD PECVD and and UV UV cure cure process process Conventional (DEMS + Porogen) þ This work (DEMS + Porogen + Carbosilane) UV cure K-value Porosity (%) Pore diameter (nm) Carbon content (%) Density (g/cm3) Stress (MPa) Elastic modulus (GPa) High carbon content Low process damage C-bridging (Si-CH2-Si) Rigid skeleton Basic film properties 2.2 27 1.2 36 1.1 40 3.0 PID (a.u.) Plasma induced damage (PID) 1.2 1.0 0.8 0.6 0.4 0.2 Ar+O2 plasma Conventional (k=2.2) k=2.2 k=2.4 k=2.6 This work (k=2.2) 10 20 30 40 50 Carbon content (%) High plasma resistant film (k=2.2) with high carbon content is promising for highly reliable Cu interconnects. Low damage 5 2010 Renesas Electronics Corporation. All rights reserved.

NH3 plasma treatment conditions Three types of NH3 plasma conditions RF Power (W) Pressure (Torr) Temp. ( o C) Time (sec) #1 (Low-power) 225 3 #2 (High-power) #3 (High-power, Lowpressure) 550 550 High power 3 1.6 Low pressure 350 0~20 Step-1: Surface analysis (blanket) 1) 1) Low-k surface Low-k damage suppression 2) 2) Cu Cu surface Cu Oxide removal NH3 plasma NH3 plasma Damage Low-k Cu oxide Cu Optimized NH3 plasma Step-2: Low-k/Cu interconnect 22nm-node DDI structure with 80nm-pitch. RC performance Damage analysis Reliability (EM) Cu 6 2010 Renesas Electronics Corporation. All rights reserved.

1. Introduction Outline Low-k damage induced by Cu surface treatment 2. Experimental High plasma resistant low-k film NH3 plasma treatment conditions 3. Results and Discussion Low-k surface analysis (k-value, TOF-SIMS, XRR) Cu surface analysis (TOF-SIMS, Adhesion) Interconnect performance and reliability 4. Conclusion 7 2010 Renesas Electronics Corporation. All rights reserved.

NH3 plasma Damage High plasma resistant low-k film (high carbon) Al dot Low-k (k=2.2) Si-sub. Dielectric constant k-value increase Capacitance (k-value) K-value increase vs. treatment time 0.4 0.3 0.2 0.1 0.0 #3 (550W, 1.6Torr) #1 (225W, 3Torr) #2 (550W, 3Torr) #3 (550W, 1.6Torr) #2 (550W, 3Torr) #1 (225W, 3Torr) 0 5 10 15 20 Treatment time (sec) Condition #1 and #2 with high pressure and short time ( 5sec) were promising for low-k k damage suppression. Low damage 8 2010 Renesas Electronics Corporation. All rights reserved.

Damaged layer analysis (SIMS, XRR) TOF-SIMS depth profile XRR analysis (2-layer model) 10 1 Fitting curve Intensity 4 x10 7.0 6.0 5.0 4.0 3.0 2.0 1.0 High-power #2 #2 #2 (550W, 3Torr, 3Torr, 5sec) 5sec) Oxide like layer Low-k (k=2.2) C SiO2 200 400 Time Frmula Mass Color C 12.00 SiN 41.97 Si 2 55.95 SiO 2 59.97 Si Si / s Intensity (a.u.) Surface Bulk Thickness (nm) k-value (expected) Surface damaged region showed thin oxide like layer. Impact of surface damage bellow 5sec was relatively small. 10 0 10-1 10-2 10-3 10-4 High-power #2 #2(550W, 3Torr, 5sec) 3.7 191.9 0.5 1.0 1.5 2.0 2q (deg) Density (g/cm 3 ) 2.1 1.1 Experimental data 2-layer model 4.00 2.20 Surface Bulk + 1% Total k-value (estimated) 2.22 9 2010 Renesas Electronics Corporation. All rights reserved.

1. Introduction Outline Low-k damage induced by Cu surface treatment 2. Experimental High plasma resistant low-k film NH3 plasma treatment conditions 3. Results and Discussion Low-k surface analysis (k-value, TOF-SIMS, XRR) Cu surface analysis (TOF-SIMS, Adhesion) Interconnect performance and reliability 4. Conclusion 10 2010 Renesas Electronics Corporation. All rights reserved.

Oxygen concentration at Cap/Cu interface NH3 plasma Cu In-situ TOF-SIMS Cap Cu Oxygen Oxygen intensity at Cap/Cu interface 5 x10 Intensity 0.8 0.6 0.4 0.2 TOF-SIMS Cap O Cu Frmula Mass Color C 12.00 O 16.00 SiN 41.98 SiO 2 59.96 63Cu 62.93 High-power #2 #2 (550W, 3Torr, 5sec) Oxygen intensity 50 100 Cycle / N 1.2 #1 (225W, 3Torr) #2 (550W, 3Torr) #3 (550W, 1.6Torr) Oxygen 0 5 10 15 20 Treatment time (sec) Oxygen concentration at Cap/Cu interface decreases. High power conditions are effective for Cu surface cleaning. Oxygen intensity (a.u.) 1.0 0.8 0.6 0.4 0.2 0.0 550W, 3Torr Cap Cu 225W, 3Torr 550W, 1.6Torr Cu cleaning 11 2010 Renesas Electronics Corporation. All rights reserved.

Adhesion strength at Cap/Cu interface Adhesion (J/m 2 ) 4 point bending 7 6 5 4 3 2 #1 (225W, 3Torr) #2 (550W, 3Torr) #3 (550W, 1.6Torr) 550W, 1.6Torr Cap 0 5 10 15 20 Treatment time (sec) Adhesion strength increases with pre-treatment time. Reducing oxygen increases adhesion at Cap/Cu interface. 12 2010 Renesas Electronics Corporation. All rights reserved. Cu 550W, 3Torr 225W, 3Torr Adhesion High adhesion Adhesion (J/m 2 ) Adhesion vs. Oxygen conc. 6 5 4 3 2 Cap Cu #1 (225W, 3Torr) #2 (550W, 3Torr) #3 (550W, 1.6Torr) Cu cleaning Oxygen Adhesion High-adhesion 0.0 0.2 0.4 0.6 0.8 1.0 1.2 Oxygen concentration (a.u.)

Optimization of NH3 plasma treatment Oxygen conc. at Cap/Cu (a.u.) Oxygen (Cap/Cu) vs. k-value 1.0 0.8 0.6 0.4 0.2 0.0 550W, 3Torr, 5sec #1 (225W, 3Torr) #2 (550W, 3Torr) #3 (550W, 1.6Torr) 550W, 1.6Torr 0.0 0.1 0.2 0.3 k-value increase Low ULK damage 225W, 3Torr Cu cleaning Optimum condition #2 #2(550W, 3Torr, 5sec) Condition #2 (550W, 3Torr, 5sec) is well balanced condition from low-k k damage suppression and Cu surface cleaning. 13 2010 Renesas Electronics Corporation. All rights reserved.

1. Introduction Outline Low-k damage induced by Cu surface treatment 2. Experimental High plasma resistant low-k film NH3 plasma treatment conditions 3. Results and Discussion Low-k surface analysis (k-value, TOF-SIMS, XRR) Cu surface analysis (TOF-SIMS, Adhesion) Interconnect performance and reliability 4. Conclusion 14 2010 Renesas Electronics Corporation. All rights reserved.

TEM image of 22nm-node Low-k/Cu interconnect 50nm Bilayer cap (SiC/SiCN) Barrier metal (Ta/TaN) 80nm L/S=40/40nm RC performance M3 M2 M1 Optimized Cu surface treatment Plasma resistant low-k film (k=2.2) RC changes vs. treatment time 16 M2 RC change (%) 14 12 10 8 6 4 2 0-2 High-power #2 #2(550W, 3Torr, 5sec) 6.5x10-10 0sec 2sec 4.0x10-10 30000 35000 40000 45000 0 5 10 15 20 Treatment time (sec) RC product was almost stable bellow 5sec using optimized treatment condition #2 (550W, 3Torr). M2 capacitance 6.0x10-10 5.5x10-10 5.0x10-10 4.5x10-10 M2 resistance 5sec 10sec 20sec 15 2010 Renesas Electronics Corporation. All rights reserved.

Damaged layer thickness (nm) Plasma damage analysis (DHF-dip) 40 30 20 10 Damaged layer thickness 0 Condition #2, 20sec After DHF-dip Damaged layer 0 5 10 15 20 This work (High-carbon) ULK/Cu line (DHF-dip) Blanket (DHF-dip) Blanket (XRR) Coventional (Low-carbon) Blanket (DHF-dip) Blanket (DHF-dip) Treatment time (sec) Conventional (Low carbon) This work (High carbon) M2 RC change (%) Simulation of RC changes 18 16 14 12 10 8 6 4 2 0-2 Experiment Simulation (damage layer_k=4) Simulation Experiment Similar behavior 0 5 10 15 20 Treatment time (sec) Plasma damage can be effectively suppressed by plasma resistant low-k k film and optimized NH3 treatment condition ( ( 5sec) M3 M2 M1 k=2.2 Damaged layer (k=4.0) 16 2010 Renesas Electronics Corporation. All rights reserved.

Reliability (EM) Cumulative probability (%) 99 98 95 90 80 70 60 50 40 30 20 10 5 2 1 EM performance NH3 plasma 0sec 5sec 18sec 0sec X5 5sec 18sec 0.1 1 10 High-power #2 #2 (550W, 3Torr, 3Torr) 5sec) Lifetime (a.u.) RC EM (t50) Adhesion 10 5 0 6 5 4 3 2 10 5 0 EM life time at t50 M2 RC change (%) Adhesion strength of Cap/Cu interface (J/m2) X5 EM lifetime at t50 V1 M2 0 5 10 15 20 Treatment time (sec) Optimized pre-treatment (5sec) improved EM lifetime by 5 times without RC increase. 17 2010 Renesas Electronics Corporation. All rights reserved.

Conclusion Effects of NH3 pre-treatment on low-k damage and Cu surface cleaning were systematically investigated. þ Low-k and Cu surface analysis High carbon content low-k film is promising for high plasma damage resistance. Effective pre-treatment condition with well balance between low-k damage reduction and Cu surface cleaning. þ Low-k/Cu Interconnect for 22nm-node High performance and high reliable interconnects were successfully demonstrated using high plasma resistant low-k film and optimized NH3 pre-treatment. 18 2010 Renesas Electronics Corporation. All rights reserved.

Acknowledgement This work was performed by the Research Alliance Teams at various IBM Research and Development Facilities. Renesas Electronics Corporation 2010 Renesas Electronics Corporation. All rights reserved.