PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS. ...

Similar documents
Engineered Substrates

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Thin Wafers Bonding & Processing

Laser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG

How can MOCVD enable production of cost efficient HB LED's

Radiation Tolerant Isolation Technology

ETIP-PV Manufacturing Conference Brussels, May 19 th Epitaxial Wafers: A game-changing technology on its way to mass production

This Appendix discusses the main IC fabrication processes.

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,

Chapter 2 Manufacturing Process

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Smart Cut. What is Smart Cut? What are engineered substrates? A guide to the technology, the process, the products. July 2003

Kerf! Microns. Driving Forces Impact of kerf is substantial in terms of silicon usage 50 % of total thickness for 100 mm wafers

Broad Scale Commercial Adoption in Lighting and Electric Power Applications. Defense & Homeland Security Early Adopters

Packaging solution for GaN-on-200mm Si power devices

NANOMANUFACTURING TECHNOLOGY

A Nano-thick SOI Fabrication Method

ALLOS Semiconductors GmbH

Low cost production of monocrystalline equivalent silicon wafers for PV cells

Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer

Unleash the Power of Sunlight

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Advance Tech. Silicon2Solar

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Abstract. Introduction

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Chapter 2 MOS Fabrication Technology

Maja Wessels Executive Vice President December 2009

Lecture #18 Fabrication OUTLINE

How to turn the promises of micro LED displays into reality?

Lecture 0: Introduction

Contamination sources and elimination

200mm Next Generation MEMS Technology update. Florent Ducrot

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

UHF-ECR Plasma Etching System for Gate Electrode Processing

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Bulk crystal growth. A reduction in Lg will increase g m and f oper but with some costs

PRECISION MACHINING & FINISHING. Micron+ NE X T GENERATION MICRON+

Implant-cleave process enables ultra-thin wafers without kerf loss

Chips Face-up Panelization Approach For Fan-out Packaging

BETTER SILICON HIGHER EFFICIENCY SILICON FOR SOLAR

SiTime University Turbo Webinar Series

Solar Glitter-Microsystems Enabled PV

FABRICATION of MOSFETs

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

Solar Photovoltaics. We are on the cusp of a new era of Energy Independence

Ferroelectric Oxide Single-Crystalline Layers by Wafer Bonding and Hydrogen/Helium Implantation

Enabling Technology in Thin Wafer Dicing

Piper Jaffray Clean Technology & Renewables Conference. Samuel Yang, Chief Executive Officer

Novel MCz-silicon material and application for the radiation detection community

DM2700P/J105 PRODUCT DATA SHEET LOW TEMPERATURE SEALING GLASS PASTE I. DESCRIPTION II. III.

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

The ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Enabling Solid State Lighting through Advancements in MOCVD Technology

Novel Approaches to Thermal Management for Power LED Packaging

AML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services MEMS, IC, III-Vs.

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Innovative Laser Processing Technologies

Crystalline Silicon Solar Cells

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Photovoltaics. Thin film equipment from Oxford Instruments. The Business of Science

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

VLSI Digital Systems Design

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Microwave Plasma Processing

Technology nodes in China

Chapter 6. AlGaAs/GaAs/GaAs Wafer-fused HBTs

Atul Gupta, Eric Snyder, Christiane Gottschalk, Kevin Wenzel, James Gunn

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lect. 2: Basics of Si Technology

FESEM Analysis of BPSG Films After Reflow

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

VLSI Technology. By: Ajay Kumar Gautam

TFS PRODUCTION SOLUTIONS. TFS Production Solutions. For thin-film solar modules

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper

PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS

An SOI Process for Fabrication. of Solar Cells, Transistors and Electrostatic Actuators. Berkeley Sensor and Actuator Center

5.8 Diaphragm Uniaxial Optical Accelerometer

TFS PRODUCTION SOLUTIONS. TFS Production Solutions. For thin-film solar modules

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

ADVANCES IN ETCH AND DEPOSITION TECHNOLOGIES FOR 2.5 AND 3D BEOL PROCESSING

Inspiring innovation.

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Automated, reliable lapping and polishing systems make light work of hard silicon carbide and sapphire wafers

Materials: Structures and Synthesis

Photovoltaics: Status and Perspectives. Paul Wyers

BAK EVAPORATOR FAMILY

SPI Supplies Brand MgO Magnesium Oxide Single Crystal Substrates, Blocks, and Optical Components

The Physical Structure (NMOS)

Plasma Quest Limited

A technology Roadmap for PV manufacturing

Complexity of IC Metallization. Early 21 st Century IC Technology

Transcription:

SEMICONDUCTOR SOLAR DISPLAY OPTOELECTRONIC PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS...........

A Look at Silicon Genesis 1997 Founded as a fabless IP company to leverage revolutionary thin-film laminate technology enabling the fabrication of engineered substrates. 1998 Opened development center in Campbell, California to expand its IP and bonded wafer fab technologies. 1999 Opened pilot SOI wafer fab and demo application center in San Jose, California. 2000 Company transitions from development to pilot production. 2003 Changed business focus to technology licensing. Plasma activated bonding technology licensed to EV group. Founded in 1997 and headquartered in San Jose California, Silicon Genesis Corporation (SiGen) provides unique, proprietary layer transfer process technology and equipment to a number of large global customers. BUSINESS MODEL Process Licenses SiGen has developed material processes for SOI, SOG, SOQ, and DSB engineered substrates. Each process contains significant intellectual property (IP) and requires knowhow to achieve successful results. SiGen provides process licenses, training and know-how/show-how to customers who license these processes. For some customers, royalties may apply as part of a "per substrate" process license. Application Engineering Services For Customer Specific Substrates (CSS) SiGen offers in-house application-engineering services to develop and tailor processes related to customer requirements. These services are offered on a time and materials basis to speed time-to- production for custom engineered substrates. Support Services SiGen offers services for process training, installation, and ongoing warranty and support services. Process training is an important part of SiGen's technology transfer for customers taking Process Licenses. Equipment Sales A major component of SiGen's business is process equipment. The equipment is used in R&D facilities to develop custom substrates to full manufacturing operation for high volume production. SiGen offers a number of equipment platforms to implement its engineered substrate processes. The customer will develop customized value-added applications through the implementation of the Layer Transfer processes and consultation provided by SiGen. The Company provides support through a direct sales force and independent representatives in collaboration with a service staff based in its San Jose offices. 2004 Licensed bonded SOI wafers layer transfer technology to MEMC. Shipped first 200mm/ 300mm DB & C Tool. 2005 Entered into a broad IP license agreement with Shin-Etsu Chemical and shipped first 300mm Standalone Plasma Activation Tool. 2006 Shipped 200mm/300mm DB & C Tool for 3D Memory Applications. 2007 Delivered DSB substrates. Extended LT technology to solar. 2008 Expanded LT technology to 3D CIS Application. Repeat tool orders.

FOUNDATIONAL TECHNOLOGY SiGen Layer Transfer Technology Processes and Equipment were aggressively developed over the past 10 years creating an invaluable set of technologies which are reflected in almost 100 patents. These technologies enable the next generation devices built on engineered substrates to meet the ever-increasing demands of performance, power consumption and heat dissipation. MULTIPLE MARKETS S I L I C O N G E N E S I S New Structures SEMICONDUCTOR Silicon on Insulator (SOI) Direct Silicon Bond ( DSB) 3D Packaging New Materials & Layers Layer-Transfer DISPLAY/OPTOELECTRONICS Silicon on Quartz (SOQ) Silicon on Glass (SOG) GaN on Sapphire SOLAR MARKET Silicon on Glass (SOG) Thin Silicon Wafers Engineered substrates using SiGen Layer Transfer Technology SOI (silicon-on-insulator) Used to reduce device voltage operation and power consumption improve device speed. DSB (direct silicon bond) Improved device mobility in CMOS circuitry by providing separate crystal orientation layers for NMOS and PMOS. SOQ (silicon-on quartz) Transferred single-crystal silicon onto a quartz substrate used for RF, display and optical applications SOG (silicon-on-glass) Transferred single-crystal silicon onto bulk glass enabling low-cost, high-efficiency solar cells, displays, and optical applications. CSS (customer-specific-substrate) A combination of donor-layer materials on unique handle substrates, including III-V and II-VI donor materials and sapphire, ceramics, and flexible handle substrates.

LAYER TRANSFER INTEGRATED SOLUTION SiGen's innovative layer transfer solution is fully integrated into the production of engineered substrates. This patented layer transfer technology allows a very thin layer of material to be transferred to a "handle" wafer, resulting in an engineered substrate for advanced device applications. This is a low temperature process, which allows a wide variety of different materials to be successfully combined to form engineered substrates. Thin Bonded SiGen Layer Transfer Thick Direct Film Transfer SiGen's layer transfer integrated solution's key components are: SiGen NanoTec SiGen DFT Technology Process Equipment Licensing SOI SOQ 3D 125 mm Solar PV Substrates - 50 μm Thick Thin Film Substrates, Film Thickness Range 150Å - 5 μm SOI, SOQ, 3D-WLP, Stacking Thick Film Substrates, Film Thickness Range 10 μm - 150 μm 3D-WLP, Solar Cells SiGen NanoTec Thin Layer Transfer Process SiGen DFT (Direct Film Transfer) Thick Layer Transfer Process Technology Process These processes have allowed SiGen to become a leading provider of innovative-engineered substrates enabling customers to develop new application with greater functionality and higher speed, while improving cost, power efficiency and heat dissipation. The four key steps in the NanoTec process: 1 Cleave Plane Formation Step 2 Plasma Bond Step: using a proprietary plasma-activation bond process 3 4 Cleave Step (rt-ccp ): using a proprietary cleave process. Surface Finishing Step: using a proprietary gas-phase non-contact smoothing process Donor Reclaim Donor Handle 1 Cleave Plane Formation Surface Finish 4 Substrate 2 Wafer Bond 3 Cleave

Equipment Stand-Alone Plasma-Activation (SPA) Tool The stand-alone plasma-activation (SPA) tool is designed to provide a reactive surface to bond silicon wafers and heterogeneous substrates. The SiGen PA Tool allows room temperature bonding up to 80% of bulk covalent bond strength. Debond & Cleave (DB&C) Tool The DB & C Tool is designed for layer transfer applications in room temperature cleave conditions with high throughput and superior yields. SPA Tool The process is a dynamic, low-stress cleave action in which a donor layer transfers to a handle wafer at room temperature. SiGen's proprietary cleave technology combines a cleave initiation action followed by programmed propagation that optimizes cleave quality and uniformity. DB&C Tool IP Licensing A key component of SiGen's value is offering its extensive and proven intellectual property through a license agreement. As part of the licensing agreement, SiGen works closely with partners to develop a process recipe specific to the needs of the individual customer. SiGen IP licensing can significantly reduce the time-to-production for engineered substrates through its know-how and show-how expertise. SIGEN AND THE SOLAR MARKET The Solar market provides an especially large and interesting opportunity for SiGen. Today, there are two primary types of solar cells thin film and thick film. The thin film cells have excellent silicon utilization, but suffer from poor conversion efficiency. The thick films have typically high conversion efficiencies, but require excessive amounts of precious silicon. SiGen's layer transfer technology provides for thin films with good efficiencies. SiGen's layer transfer process is a "green" process since there is no sawing, grinding or other mechanical thinning of wafers. Today silicon is the major (approx 60%) cost component of solar cells. With SiGen's layer transfer process, the cost of producing solar cells with high efficiencies will be dramatically reduced, further stimulating an already exploding market. 350-500 microns Incl. kerf losses A Thick c-si PV Substrates Contact(s) Single-Crystal Silicon SiGen Approach B Thin c-si Substrates Contacts Single-Crystal Silicon Substrate Single-Side Access Contact Single-Crystal Silicon SiGen's layer transfer process accomplishes the following: Thin film silicon content (<2 grams per peak watt) with thick film efficiencies MINIMAL WASTED SILICON no kerf losses "Clean process" no silicon slurry to recycle or dispose Contact Contact (optional) Substrate (Dual-Side Access) Dual-Side Access The SiGen Solution: Reduction of Poly-silicon Consumption

PARTNERS SiGen believes in a close and ongoing relationship with its customers and partners. The development and application of layer transfer technologies has been brought about through the collaboration of SiGen with its partners. Such collaborations not only improve the technology, but also reduce the time to revenue for new, engineered substrates and their devices. Silicon Genesis, Inc. 61 Daggett Drive San Jose, CA 95134 T: 408.228.5858 F: 408.228.5859 Advanced Engineered Substrate Solutions [ www.sigen.com ] 2008 Silicon Genesis Corporation. All rights reserved. GDE-7/08