FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

Similar documents
SUSS SOLUTIONS FOR LARGE FORMAT PATTERNING UV Scanning Lithography and Excimer Laser Ablation

Embedded Trench Redistribution Layers (RDL) by Excimer Laser Ablation and Surface Planer Processes

Frank Wei Disco Corporation Ota-ku, Tokyo, Japan

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

ULTRA-SMALL VIA-TECHNOLOGY OF THINFILM POLYMERS USING ADVANCED SCANNING LASER ABLATION

Chips Face-up Panelization Approach For Fan-out Packaging

Fraunhofer IZM Bump Bonding and Electronic Packaging

Innovative Substrate Technologies in the Era of IoTs

Chapter 3 Silicon Device Fabrication Technology

Atul Gupta, Eric Snyder, Christiane Gottschalk, Kevin Wenzel, James Gunn

Cu electroplating in advanced packaging

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Next Gen Packaging & Integration Panel

TGV and Integrated Electronics

3DIC Integration with TSV Current Progress and Future Outlook

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

MEPTEC Semiconductor Packaging Technology Symposium

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

/15/$ IEEE Electronic Components & Technology Conference

Challenges for Embedded Device Technologies for Package Level Integration

Material based challenge and study of 2.1, 2.5 and 3D integration

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Thin Wafers Bonding & Processing

Laser Micromachining of Bulk Substrates and Thin Films Celine Bansal

TSV Interposer Process Flow with IME 300mm Facilities

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Towards Industrialization of Fan-out Panel Level Packaging

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

Czochralski Crystal Growth

EECS130 Integrated Circuit Devices

Figure 1 Embedded Active and Passive Module (EMAP) Cross-section Schematic

Panel Discussion: Advanced Packaging

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Demonstration of 20µm Pitch Micro-vias by Excimer Laser Ablation in Ultra-thin Dry-film Polymer Dielectrics for Multi-layer RDL on Glass Interposers

Copper Interconnect Technology

CERN/NA62 GigaTracKer Hybrid Module Manufacturing

Lecture #18 Fabrication OUTLINE

SEMI Networking Day 2013 Rudolph Corporate Introduction

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Glass Carrier for Fan Out Panel Level Package

High Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes

II. A. Basic Concept of Package.

Equipment and Process Challenges for the Advanced Packaging Landscape

Technology Drivers for Plasma Prior to Wire Bonding

A Cost Analysis of RDL-first and Mold-first Fan-out Wafer Level Packaging

Enabling Technology in Thin Wafer Dicing

Overview of Dual Damascene Cu/Low-k Interconnect

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Chapter 2 Manufacturing Process

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

S/C Packaging Assembly Challenges Using Organic Substrate Technology

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

AN ANALYSIS OF KEY COST AND YIELD DRIVERS FOR FAN-OUT WAFER LEVEL PACKAGING

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

Photonic Curing and Soldering

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Fraunhofer IZM. All Silicon System Integration Dresden Scope. M. Juergen Wolf

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

PATTERNING OF OXIDE THIN FILMS BY UV-LASER ABLATION

A new Glass GEM with a single sided guard-ring structure

Flip Chip - Integrated In A Standard SMT Process

Micro- and Nano-Technology... for Optics

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Henkel Adhesive Solutions for SiP Packaging. October 17-19, 2018 Shanghai, China

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

3 Pulsed laser ablation and etching of fused silica

CMOS Manufacturing process. Design rule set

Motorola PC603R Microprocessor

Cost Comparison of Fan-out Wafer-Level Packaging to Fan-out Panel- Based Packaging

3D technologies for integration of MEMS

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

ECE321 Electronics I

Embedding of Active Components in LCP for Implantable Medical Devices

Study of Adhesion Properties of Cu on Photosensitive Insulation Film for Next Generation Packaging

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

Nanium Overview. Company Presentation

Failure Modes in Wire bonded and Flip Chip Packages

PoP/CSP Warpage Evaluation and Viscoelastic Modeling

Manufacturing Process

Gold Passivated Mechanically Flexible Interconnects (MFIs) with High Elastic Deformation

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Cu/low κ. Voids, Pits, and Copper

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Embedded Cooling Solutions for 3D Packaging

An Innovative High Throughput Thermal Compression Bonding Process

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Outline. Market Size Industry Trends Material Segment Trends China Summary. Packaging Materials Market Trends, Issues and Opportunities

Transcription:

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION NCCAVS Joint Users Group Technical Symposium San Jose, June 7 th, 2017 Markus Arendt, SÜSS MicroTec Photonic Systems Inc. Corona, CA 92880, USA

OUTLINE 1 2 3 4 Advanced Packaging Trends Excimer Laser Ablation Technology Via and RDL Patterning in novel material Reliability of Embedded Laser RDL Patterning for Advanced Packaging 2

OPPORTUNITY & NEED FOR NEW INVESTMENTS IN RDL PATTERNING TECHNOLOGIES Laminate Panel Solid State Laser BEOL Dual Damascene (DRIE) Window of Growth No dominant HVM solution available Source: Babak Sabi, Corporate VP Intel, 2016 Current Cost Effective Solutions Limited to 5um L/S and 10um Via Diameters 3

COMMON REQUIREMENTS FOR ADVANCED PACKAGING Application: Flip Chip: 200/300mm (Cu Pillar, Micro Bumping, Solder Bumping) WLCSP: 200/300mm (RDL, Integrated Passive Devices) Fan out WLP: >300mm (ewlb,rcp,other) Embedded IC: >300mm (FCBGA, FCCSP) 2.5D Interposer, 3DIC: (200)/300mm Challenges Facing RDL Patterning Process New package designs to meet the changing market requirements Small Thin Light Form Factor (micro via s, 2/2um L/S RDL) and Higher I/Os Seed Layer Etch is difficult due to fine pitch of RDL traces Fine RDL traces becoming unstable Consumer electronic devices driving the need for process cost reductions (5G, AR, Automotive, etc) Enhancements in Package Performance Improved Material Choices: Thermal, Mechanical and Electrical Properties Loss of pattern integrity through curing after patterning CTE mismatch Alternative Patterning Solution: Excimer Laser Enabled RDL Formation Fine features: micro vias and 2/2um L/S RDL RDL structure is embedded; Seed Layer Removal and RDL trace stability not a concern anymore Direct Laser Patterning (dry etching) with curing before patterning maintain pattern integrity More Dielectric Material Choices through use of non-photo dielectrics Significant Reduction of Cost of Ownership 4

OUTLINE 1 2 3 4 Advanced Packaging Trends Excimer Laser Ablation Technology Via and RDL Patterning in novel material Reliability of Embedded Laser RDL Patterning for Advanced Packaging 5

EXCIMER LASER ABLATION TECHNOLOGY Laser ablation is the process of removing material (subtractive process) from a solid surface by irradiating it with a laser beam. The ablation of polymer is a photo physical process: mixture of photo-chemical and photo-thermal processes. Rather than burning, enough energy is added to disrupt molecular bonds at the surface, disintegrating the broken material bonds into the air. Ablation occurs with almost no heating or change to the underlying material. Materials suitable for Excimer ablation: Most organic materials Polymers/Organic Dielectrics (PI, PBO s, BCB s, Epoxy etc ) Epoxy Mold Compounds (EMC filled and unfilled) Some in-organics Dielectrics (SiNx - < 1µm thick with 248nm only) Thin metals (Ti, TiW, TaN, Ta, Cu, Ag, Al, etc ); <600nm thick on organic material Conductive materials (ITO, IZO, CNT); <1µm thick on organic material 6

LASER ABLATION What is Laser ablation? Direct Material Removal by laser irradiation Common Laser Types: CO2, DPSS (Diode Pumped Solid State), Excimer Various characteristics for different applications and purposes Laser CO2 DPSS (Solid State) DPSS (Solid State) Excimer Excimer Wavelength 10.6mm (long) 1.06um 355nm 308nm 248nm (short) Photon Energy (ev) 0.12 1.7 3.5 4.08 Breaks Bonds 5 Breaks Bonds Primary Ablation Mechanism Capable of Ablating or Cutting Matal Pads? Thermal Thermal Thermal Photochemical Photochemical YES YES YES NO NO Cu - Natural Stop Layer? Yes No No Yes Yes Relative Laser Heat Classification HOT COLD Heat Affected Zone (HAZ) & Recast Large Moderate Moderate Small to none Small to none In Production for Advanced Packaging? Yes Large Vias Yes Med Vias Yes Med Vias Yes small vias No - Qualifying Concerns of Pad/Dielectric Damage? No even though Thermal No even though Thermal No even though Thermal Logically No Less Thermal + Cu stop layer Logically No Less Thermal + Cu stop layer 7

EXCIMER LASER STEPPER VS. SOLID STATE LASER Excimer Laser Ablation Excimer Laser Large area Ablations Solid State Laser Ablation Solid State Laser Spot area Ablations Mask Imaging Type Mask based projection Maskless, direct ablation Patterning area Field area, up to 50x50mm. 1000 s of Single spot features at a time Patterning Mode Direct bond breaking Melting and evaporation Available wavelength (193nm), 248nm, 308nm Various: 355nm, 532nm, 1064nm, etc Throughput +++ (not dependent on pattern density) - (pattern density and shape dependent) Typical applications Complex structures: Low density patterning, scribing, drilling: Ablation of complex structures (i.e. RDL trench and vias) Laser drilling (i.e. through glass vias) 8

SCAN BEAM ABLATION Scanning Laser beam Process can be performed on wafers or substrates Substrate moves under projection lens to ablate next unit site 9

SCHEMATIC SETUP OF AN EXCIMER LASER STEPPER Typical setup of an Excimer Laser stepper: Laser beam is made uniform and shaped through the optics train The laser beam hits the mask, and the resulting image is projected through a reduction projection optics on the substrate The system operates like a normal stepper, with a laser source instead of a UV lamp 10

Physical process of ablation is the generation of debris. DEBRIS COLLECTION Process breaks down the material molecular structure and debris is generated, simulating dust. To maximize debris removal, a Debris Cell is used. Debris collection system sucks air around the ablation area Debris exhausted out of the building or through a filter Laminar flow of HEPA filtered air across the substrate. Precious metals can be reclaimed! Debris Cell Debris PI (~7µm) Cu Pad (~3µm) 11

POST LASER ABLATION CLEANING In addition to the debris cell, post-laser ablation cleaning is needed. Depending on the ablated material, several options are available: O2 plasma cleaning: Recommended Most common cleaning method Successful cleaning of wafer with PBO (HD8820) Post Ablation Post Cleaning Sacrificial layer for debris removal: Successful removal process shown for FCPi 2100 (Fuji Film) Sacrificial layer removed using high-pressure CO2 ionized water 12

OUTLINE 1 2 3 4 Advanced Packaging Trends Excimer Laser Ablation Technology Via and RDL Patterning in novel material Reliability of Embedded Laser RDL Patterning for Advanced Packaging 13

EXCIMER LASER APPLICATIONS IN ADVANCED PACKAGING Via Drilling RDL Trench Seed Layer Removal Debonding Wafer Substrate Trends: - Small Vias: 5um - Cost Reduction - New materials - Photolith & mtl limits - DPSS limits Trends: - Smaller RDL 2/2um - Better PI s - Cost Reduction - Photolithography resolution limits Trends: - Tighter Cu pitch - Smaller RDL < 5um - Wet process limits Trends: - No mechanical stress - No thermal stress - High throughput 14

EXCIMER ABLATION PROCESS CONTROL Excimer ablation allows us to control many things Side-wall Angle Control (WPR5100): Higher fluence: Steeper wall-angle Lower fluence: Shallow wall-angle Wall angles to < 82º ~65º ~81º Depth Control - by No. of Pulses: Each pulse removes a certain amount of material Etch-rate = material removed/pulse With a known etch-rate the number of pulses to reach a desired depth can be predicted and controlled Example: Assume Typical Polyimide Etch-rate = ~0.30 m / pulse Desired Depth for Trench & Pad Pattern = ~5 m Selective Material Removal: Metal pads >1µm thick are a Stop Layer 5 m Depth Desired Pulse Estimate Calculation: 5 m Depth / 0.30 m Etch-Rate = 16.667 = ~17 pulses 15

VIA PATTERNING LIMITATIONS - UV EXPOSURE PHOTO PI Photolithography Limited Pitch and Via Wall Angle Control (UV Imaging) Flexibility desired to address tighter via pitches, wall angles for Cu sputtering or higher aspect ratios where thicker dielectrics are desired. Photolithography Wall to steep BCB after UV expose BCB after Cure HD4000 UV Imaged Excimer Ablation Ablation performed after cure. Provides ability to flexibly alter the wall angle to the desired requirement. Demonstration of via wall angle control: WPR5100 (7µm). Wall angle altered with fluence change 9µm thick HD4000. Via wall angle 45 & 78 degrees 9µm thick HD4000 & 17µm via. Wall angle ~45 degrees 16

EXCIMER LASER SLR SELECTIVE FOR THIN METAL SEED LAYER REMOVAL Unique Characteristic of Excimer Laser Ablation: Thick (>1 m) Traces, Bumps & Pillars are Natural Stop Layers: Consider the cross-section of the 1 m tall Cu feature, below. The conductive metal immediately disperses the laser energy throughout the structure with its sea of free electrons Any energy or heat that reached the Metal-Dielectric Interface is insufficient to break bonds via photochemical or thermal action so No melting or Ablation takes place even with multiple pulses Excimer Laser Pulse #1 Excimer Laser Pulse #2 No Ablation or Damage to RDL Structures Thicker than 1 m - Readily apparent through Laser Seed Layer Removal Ablations 1 m tall feature Photon Energy absorbed and dispersed Ti/Copper Layer (400nm) Polymer Layer (4 m) No Ablation Silicon Wafer RDL Feature on Copper Seed Layer on Polymer Dielectric Thin Seed Layer ablated off of Polymer Thick Cu Bumps Not Ablated or Damaged 17

MATERIAL ALTERNATIVE: NON-PHOTO DIELECTRICS Photo vs. Non-Photo Dielectrics Non-Photo Dielectrics cost up to 50% LESS than Photo-Dielectrics Photo Dielectrics have a higher Shrinkage Rate increased cost and less pattern fidelity Many Non-Photo Dielectrics have better thermal, mechanical and chemical properties Non-Photo Dielectrics increase the material choices => better CTE PHOTO DIELECTRIC NON-PHOTO DIELECTRIC Some Non-Photo Dielectrics have 30% less Shrinkage vs. Photo Applied Thickness Assuming 45% Shrink Rate + 0.45 x $$ Applied Thickness Assuming 15% Shrink Rate + 0.15 x $ 14.5 m $$ Final Cured Thickness 10 m 11.5 m $ Final Cured Thickness 10 m Wafer Wafer Total Cost = ~3.0 $ Almost 3X Cost Total Cost = ~1.15 $ 18

DRY FILM BCB (NON-PHOTO): CHARACTERIZATION OF VIAS Excimer Ablated 5µm Via in 15 thick BCB: Result: 4.7µm top and 2.8µm bottom Aspect Ratio: 4~5 19

LASER ABLATION OF BCB MATERIAL Depth of ablation [µm] 10,000 9,000 8,000 7,000 6,000 5,000 4,000 3,000 2,000 1,000 0,000 0 5 10 15 20 25 30 Number of pulses 4µm lines 10.6µm lines 4 µm vias 30P 20P 15P 10P 5P 1P 20

5UM AND 10UM VIAS IN 9UM THICK NON-PHOTO ABF MATERIAL 21

FINE TRENCHES IN 5.6UM THICK HD4100: 2.0UM AND 2.5UM TOP OPENING 2um top via 2.12um 1.14um 2.5um top via 2.43um 83o 83 1.21um 22 NCCAVS Symposium June 7th 2017

EFFECT OF FILLER SIZE ON FINE PITCH TRENCH FORMATION ABF GX92 Large filler ABF GY50 Small filler Fujifilm Polyimide No filler surface topology 2um 2um 2um 4µm L/S trench - Large filler in polymer dielectrics leads to side erosion - Small/ no filler material enables high resolution trench formation 23

2UM L/S FINE RDL TRENCH BY EXCIMER LASER Material: ABF GY50, Fujifilm Polyimide Target: 4.5µm depth Mask: 2µm 4µm line and space ABF GY50 (small filler) 2µm L/S 3µm L/S 4µm L/S Fujifilm Polyimide (non filled) 2.4µm 2µm L/S 3.3µm - Aspect ratio of trench ~ 1:1 for small filler ABF, 1:1.5 for non-filled - SUSS R&D project to develop new projection optics for higher resolution and aspect ratio 24

FINEST RDL TRENCH RESOLUTION Fine pitch embedded RDL trench wiring by Excimer Laser ablation ABF GX92 Large filler 5/5um L/S in GX92 ABF GY50 Small filler 3/3um L/S in GY50 Fujifilm Polyimide No filler 2/3um L/S in Polyimide 10um 6um 5um 10µm pitch in GX92, 6µm pitch in GY50 and 5µm pitch in PI demonstrated 25

FINE TRENCH IN FUJIFILM NON PHOTO MATERIAL Fine pitch embedded RDL trench wiring by Excimer Laser ablation Fujifilm Polyimide (FFEM) No filler 6/6, 5/5, 4/4, 3/3, and 2/2um L/S in PI demonstrated 26

OUTLINE 1 2 3 4 Advanced Packaging Trends Excimer Laser Ablation Technology Via and RDL Patterning in novel material Reliability of Embedded Laser RDL Patterning for Advanced Packaging 27

EMBEDDED LASER RDL FORMATION SCHEME 28

EMBEDDED LASER RDL FORMATION VS. CURRENT PROCESS Semi-additive Embedded trench Cross section Advantage Challenge - Current POR in industry - Lots of industry development - RDL Undercut and erosion during seed etch - Surface non-planarity - No photo-lithography material required - Line & via formation in one Step - No wet seed removal required - Via pattern integrity - Planarization of Cu overburden BU Layer - Erosion of the Cu during seed layer removal - No Cu erosion 3 um L/S 3 um L/S Fine line 29

SURFACE PLANARIZATION Trench formation by excimer laser Trench filling by Cu plating Cu overburden removal by surface planarization 20um 60um Cu Polymer Polymer Polymer 30

XSEM OF EMBEDDED RDL STRUCTURE IN FCPI 2100 (FUJI FILM) Courtesy of Fujifilm US 15/15/8um 40 micron pitch 52 tilt after FIB 40 micron pitch 90 tilt after FIB, high resolution detector 31

XSEM OF EMBEDDED LASER RDL IN PHOTO AND NON-PHOTO MATERIALS (VIA FIRST PROCESS) Material: LTC9320 low T cure (Fujifilm) 4/4/4um L/S/via Sputtering seed: 100nm Ti 600nm Cu Cu Plating 4.7µm overburden CMP for planarization (stop on seed layer) Seed layer removal using Excimer Laser No leakage observed post seed layer removal No plating voids in via! Material: ABF GY50 (Ajinomoto) 6/6/6um L/S/via Sputtering seed: 100nm Ti 600nm Cu Cu Plating 4.7µm overburden CMP for planarization for Cu, seed layer and stop on ABF No leakage observed post CMP No plating voids in via! Courtesy of IZM Fraunhofer 32

AFFECT OF ABLATION ON METAL PAD/UNDERLYING METAL Excimer ablation over Cu and Al pads: 3 rd party tests have been performed showing no damage to the underlying materials Case study: Si/SiOx/SiNx/TiTiN/AlCu(1.4um)/ dielectric(8.5um) Over pulsed 40 and 50 with no damage to the low k dielectrics 3 rd party confirmation of no damage to Cu pads 33

RELIABILITY DATA: MICRO VIA ABLATED BY EXCIMER LASER (ABF GX92) 34

RELIABILITY OF EMBEDDED TRENCH (5/5UM) Multilayer RDL structure in ABF GX92 with 8um via diameter 20, 30 and 40um pitch daisy chain structure Thermal shock test liquid to liquid: 125 C 1min and -55 C 1min Top view Cross section view Courtesy of GIT-PRC No failure observed after 1000 cycle of thermal shock test 35

QUALITY CHECK OF LASER DUAL DAMASCENE RDL Low temperature polyimid (Fujifilm LTC 9320) Daisy-Chain contains over 900 vias ~150 Ohms 36

PROCESS COST COMPARISON 14x14mm package (10x10mm die), 10um via in 20um dielectric, 10/10um L/S RDL* Photolithography Process Cost/wafer ($USD) % of Total Capital 44.64 60% Labor 1.37 2% Material 27.93 38% Total 73.93 100% Excimer Laser Process Cost/wafer ($USD) % of Total Capital 35.39 68% Labor 0.86 2% Material (non photo dielectric) 15.45 30% Total 51.70 100% Savings 30% Cycle Time Photolithography Process 5.80 hours Excimer Laser Process Cycle Time 2.38 hours Savings 59% *Collaboration with SavanSys 37

EXCIMER ABLATION AN ENABLING TECHNOLOGY Excimer Laser Ablation is a Valuable Enabling Technology: Enables Finer Resolution Patterning in Photo-Polymers (Dielectrics) Enables Direct Dry-Etch Patterning of Non-Photo Polymers Enables Higher-Density Via Drilling Enables Multilayer RDL integration at lower cost Enables Complex Patterns, More Uniform Feature Shape, Placement and Quality on thin metal surfaces Enables Selective Dry-Etch Thin Seed-Layer Removal Enables Cost-Effective Patterning of Large Surfaces Next GEN Device Patterning Challenges 1. Fine Photo-Dielectric Patterning 2. Direct Non-Photo Dielectric Patterning 3. More Complex Higher-Density Laser Patterning Excimer Laser Ablation Photolithography Limitations UV Lasers Limitations SOLUTIONS Cu Pillar, Micro Bump, Solder Bump Fan-Out WLP RDL, Integrated Passives FCBGA, FCCSP 2.5D Interposer, 3DIC BARRIERS 38

SUSS MicroTec Photonic Systems, Inc. 220 Klug Circle Corona, CA 92880-5409 USA 39