CHALLENGES FACING ELECTROCHEMICAL DEPOSITION IN WAFER LEVEL PACKAGING MAY THOMAS B. RICHARDSON, Ph.D.

Similar documents
Supplementary Materials for

Optimized Cu plating in fan-out wafer-level packaging MultiPlate: a turnkey solution

Cu electroplating in advanced packaging

Evaluation of Cu Pillar Chemistries

Electrodeposition of Magnetic Materials

Innovative Substrate Technologies in the Era of IoTs

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

Via Filling: Challenges for the Chemistry in the Plating Process

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

The Effects of Board Design on Electroplated Copper Filled Thermal Vias for Heat Management

Effects of Lead on Tin Whisker Elimination

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

12 Technical Paper. Key words: PPR electroplating, via fill, thermal management, through hole fill

1.1 Background Cu Dual Damascene Process and Cu-CMP

Fused-Salt Electrodeposition of Thin-Layer Silicon

EIPC Summer Conference Luxembourg Paper 4

Enabling Materials Technology for Multi-Die Integration

Investigation of overpotential and seed thickness on damascene copper electroplating

Impact of Leveler Molecular Weight and Concentration on Damascene Copper Electroplating

3DIC Integration with TSV Current Progress and Future Outlook

Low Temperature Curable Positive Tone Photosensitive Polyimide Photoneece LT series. Toray Industries, Inc.

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

A Parametric Study on the Electrodeposition of Copper Nanocrystals on a Gold Film Electrode. Andrea Harmer Co-op term #1 April 25, 2003

Developments in low-temperature metal-based packaging

Process Flow in Cross Sections

Investigation on the effect of Electro-co-deposition process parameter bath temperature on Nano Structured Ni-WC Composite coating properties

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

Optimizing Immersion Silver Chemistries For Copper

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

3D-WLCSP Package Technology: Processing and Reliability Characterization

Alternatives to Aluminium Metallization

High Throw Electroless Copper Enabling new Opportunities for IC Substrates and HDI Manufacturing

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

COPPER PILLAR PLATING SYSTEMS HIGH SPEED - LOW HEAT

Optimizing Immersion Silver Chemistries For Copper

Effect of barrier layers on the texture and microstructure of Copper films

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Plating HIGH ASPECT RATIO PCBs

Fabrication and Characterization of (111)-Oriented and Nanotwinned Cu by Dc Electrodeposition

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

Electroplated Copper Filling of Through Holes on Varying Substrate Thickness

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

Thin Wafers Bonding & Processing

STORM S PROPRIETARY SILVER SOLUTION

Supporting Information

Panel Discussion: Advanced Packaging

Supporting Information

TSV Interposer Process Flow with IME 300mm Facilities

Fluxless soldering using Electron Attachment (EA) Technology

Phase Formation in Gold-Tin Alloys Electroplated from a Non-cyanide Bath

ALD of Copper and Copper Oxide Thin Films for Applications in Metallization Systems of ULSI Devices

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

An Innovative High Throughput Thermal Compression Bonding Process

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Direct Copper Metalization of Aluminum: Elimination of Zincate

Results from Whisker investigations and the corresponding conclusions

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Outline. Interconnect scaling issues Polycides, silicides and metal gates Aluminum technology Copper technology

Cu CMP: Macro-scale Manufacturing for Nano-scale Quality Requirements

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

ELECTROPLATED COPPER FILLING OF THROUGH HOLES INFLUENCE OF HOLE GEOMETRY

Atul Gupta, Eric Snyder, Christiane Gottschalk, Kevin Wenzel, James Gunn

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

Narrowing the Gap between Packaging and System

HBLED packaging is becoming one of the new, high

Key Factors that Influence Step Height Reduction Efficiency and Defectivity during Metal CMP

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

VLSI Design and Simulation

Electroless Silver Plating as a Tool for Enhancement of Efficiency of Standard Industrial Solar Cells

Anode Effects in Electroplated Cu Film

SLURRY FORMULATION OPTIONS

I. CUSTOMER INFORMATION: REPORT NO

3D technologies for integration of MEMS

Tin whisker mitigation. research into mechanisms & strategies: part 1: effect of plating methodologies.

Copper Interconnect Technology

Hydrogen Permeation of Pipeline Steel under Sour Condensate Film Condition

Supporting Information for. Exploring a wider range of Mg-Ca-Zn metallic glass as biocompatible alloys using combinatorial sputtering

NB SEMIPLATE CU 150 Copper electroplating process

Glass Carrier for Fan Out Panel Level Package

MILESTONE REPORT # 1

Material based challenge and study of 2.1, 2.5 and 3D integration

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

MEPTEC Semiconductor Packaging Technology Symposium

Fraunhofer IZM Bump Bonding and Electronic Packaging

Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

Physical Metallurgy Friday, January 28, 2011; 8:30 12:00 h

Tutorial Corrosion II. Electrochemical characterization with EC-Lab techniques

Transcription:

CHALLENGES FACING ELECTROCHEMICAL DEPOSITION IN WAFER LEVEL PACKAGING MAY 2016 THOMAS B. RICHARDSON, Ph.D.

Executive Summary Mobile devices are a leading driver to growth in the IC market, specifically WLP and FC - WLP expected to grow ~20% CAGR Enthone focused on leveraging core IP in Cu electrodeposition to various applications and packaging schemes - Enthone has ~70% of Cu electroplating market share Copper plating (bump,pillar,rdl,viafill) focus of current business and New Product Development Copper plating market is becoming fragmented due to various packaging schemes and requirements for Cu. - Customization of chemistries and collaboration with tool vendor becoming a requirement New Product Development considers coplanarity, bump shape, Kirkendallvoids, and plating rate as essential attributes High purity films with resistance to Kirkendallvoiding desirable for specific applications 2

Summary Having a copper rich electrolyte while imperative for some processes (megabumps, pillars, TSV), may be detrimental to others (microbumps, rdl). Playing a critical role in nucleation, wetting properties, the relative strength of the inhibitor component plays a crucial role in establishing the bump shape. This may be important for RDL applications The leveler component is the corner stone of the process constantly jockeying for position with the activator component, and at times with the inhibitor as well. The requirements will be application specific 3 3

Complexity of WLP Megabumps Pillars Customers want to use a single electrolyte and additives system: MICROFAB SC 50 MICROFAB SC R1 MICROFAB SC R2 (A&B) Microbumps RDL RDL+ TSV 4 4

The World of WLP Technology Platform Dimensions Desired Plating Rate (µm/min) Megabumps 200x200 6.0+ Pillars 40x50 3.5 Microbumps 20x30 3.0 RDL + Via Fill Various Line Widths 1.0-2.0 RDL + TSV + Pillar Various Line Widths and Aspect Ratios TBD Market is driving a a wide range of feature sizes Customers want optimal performance for each 5 5

Chemistry Design Attributes Electrochemistry Primary Control Factor Secondary Control Factor Bump Height Uniformity High Tafel slope (Wa) Leveler [H + ], current density, temp, [Cl -- ] Flat Bump Shape Minimal difference in polarization between high and low agitation ( E) Leveler and suppressor [Cu], [Cl -- ], agitation Kirkendall Void-free Non steady state Chronopotentiometry Leveler Accelerator There are many hardware and chemical knobs that have a direct impact to the end result 6 6

Processes Goals Applications Critical Plating Attribute Bump shape RDL Microbumps Cu Pillars Mega Bumps Coplanarity Coplanarity Coplanarity at high speed ( 3.5 µm/min) Coplanarity, Very high Throughput (>6 µm/min) Flat to domed on flat substrate Flat on passivation substrates, but domed on flat substrates Flat on passivation substrates, but domed on flat substrates Flat to dished, to slightly domed on flat substrates 7 7

Bump Dimension and Mass Transport Courtesy of AMAT, Kalispell MT x µm Bump Dimension and Mass Transport photoresist Plating solution, flow velocity by color x µm Convection zone, agitation effective depth up to opening size Diffusion zone, solution velocity is zero, and all mass transport rely on diffusion Applicable current density is much higher due to sufficient mass transfer from agitation Applicable current density is limited by diffusion. Too high current density result in very domed shape or nodule in extreme case 8 8

Electrolytes Effects on Limiting Current Density Potenial(mV) vs. Hg/Hg 2 SO 4-3 0 0.0 m -4 0 0.0 m -5 0 0.0 m -6 0 0.0 m -7 0 0.0 m -8 0 0.0 m -9 0 0.0 m -1.0 C o m p a ris o n o f E le c tro ly te s a t 2 5 C S C 5 0 M U C u 1 0 0 0 H M H A S C 4 0 M U S C 2 8 M U -1.1 4 5 4 0 3 5 3 0 2 5 2 0 1 5 1 0 5 0 C u rre n t D e n s ity (A S D ) The choice of electrolyte is important. It needs to be paired depending on tool platform and applications, i.e. TSV, RDL, Pillars, etc 9 9

Additives Effects on Limiting Current: Leveler 10ml/L of Leveler 30ml/L of Leveler MICROFAB SC 50 MU Additives alone do not change the limiting current. They govern WID and WIF uniformity. 10 10

Limiting Current MICROFAB SC 50 MU at 25 and 35 ºC -300.0 m -400.0 m 2 5 C 3 5 C C o m p a riso n o f S C -5 0 M U Potenial(mV) vs. Hg/Hg 2 SO 4-500.0 m -600.0 m -700.0 m -800.0 m -900.0 m -1.0-1.1 65 60 5 5 5 0 4 5 40 35 30 2 5 2 0 1 5 10 5 0 C u rre n t D e n sity(a S D ) Increasing temperature increases the limiting current density. While 20 ASD is within the limiting current the, reaction will primarily be diffusion controlled. 11 11

Summary I Increasing copper ion concentration increases the limiting current of the electrolyte: Good for TSV and Pillar Detrimental for RDL Decreasing the concentration or lower agitation will also affect the limiting current adversely: The lower the agitation the less mass transfer The lower the copper concentration the lower the limiting current, which would favor RDL and yielding the best uniformity Increasing temperature increases the limiting current: Favorable for pillar The closer the deposition rate is to the limiting current, the less additives(kinetic control) influence the copper transport (diffusion controlled). 12 12

The role of the suppressor component: DOES ONE FIT ALL? 13 13

Roles of Accelerator & Suppressor Effect of Additives on Nucleation Density Suppressor (R1S) Accelerator Nuclei/cm² 0 0 1.37E+08 0 20 ml/l 2.61E+08 20 ml/l 0 6.28E+08 20 ml/l 20 ml/l 5.34E+08 SEM 14 14

Suppressor Role: More Important than Just Wetting Effect Suppressor Concentration on Nucleation Density Suppressor Velocity BP-S Accelerator Nuclei/cm² SEM 0 0 1.37E+08 20 0 6.28E+08 40 0 1.76E+09 80 0 1.10E+09 160 0 1.41E+09 15 15

Suppressor Type vs. Dynamic Surface Tension Dynamic Tension 85 80 75 Tension (Daltons/cm2) 70 65 SC50(4) SC50 (5) SC50+R1S SC50+S110818 60 55 50 0 200000 400000 600000 800000 1000000 1200000 1400000 Seconds (ms) The suppressor (S110818) delivers lower surface tension than that used in MICROFAB SC R1. This is critical for high aspect ratio substrates and fine lines RDL applications. 16 16

The role of the leveler: WHAT ARE THE NECESSARY PROPERTIES OF THE LEVELER WHICH WOULD ALLOW IT TO WORK RELATIVELY WELL IN NUMEROUS SPACES: RDL; RDL+ TSV; AND PILLARS? 17 17

Additives Design Complexity The degree of polarization is important to obtain both bottom up fill (TSV), yet not too strong for RDL applications (bi-corn, devil horn, etc ) A very polarizing suppressor is adequate for RDL, but could generate poor gap fill (TSV). However, this is a good attribute for Megabumps applications. Too strong a leveler will cause conformal fill, undesirable for RDL, but excellent for Pillars, and Megabumps. There needs to be a competitive adsorption of both leveler ( High Wagner Number, appropriate + E, good mass transport) and suppressor (appropriate suppression strength and functionality) so a certain degree of polarization is maintained to counterbalance the effects of the accelerator. 18 18

Effects of Leveler on Bottom Up Filling Leveler 1- will be selected for further study + η Low agitation High agitation Leveler 2 will be rejected - η + η - η Δhvalue at different agitation conditions can be one of the predictors for gap fill. There is a direct correlation between the degree of separation (polarization/depolarization) and the likely bottom up fill, or a lack thereof. 19 19

Uniformity Index: Wagner Number Wagner Number(Wa) ~ Throwing Power, degree of uniformity of the macroscopic current distribution W a = activation resistance ohmic resistance R κ η = R a Ω κ β = l i = l i a κ: electrolyte conductivity l: distance between anode and cathode β: Tafel slope Higher Wa number, better uniformity higher κ: higher acid conc. lower l: closer wafer to anode distance higher β: stronger suppression from suppressor or leveler lower i: lower throughput 20 20

Linear Voltammetry Sweep of a Likely 2-1 Leveler -400.0m XR D 750-500.0m B Potenial(mV) vs. Hg/Hg 2 SO 4-600.0m -700.0m -800.0m -900.0m Pillars Domain RDL Domain -1.0 23 20 18 15 13 10 8 5 3 0 C urrent D ensity(a SD ) XRD 750 will perform relatively well for RDL (0.1 to 1.10 mm/min) applications having a Waof 89. For pillar applications, acceptable performance is expected with a Waof 50 from 1.1 to 4.4 mm/min. 21 21

Linear Voltammetry Sweep of Various Levelers LVS overlay Potenial(mV) vs. Hg/Hg 2 SO 4-4 00.0m -5 00.0m -6 00.0m -7 00.0m -8 00.0m -9 00.0m -1.0-1.1-1.2 XRD 750 Velocity BP Plus Velocity BP Pillars Domain RDL Domain -1.3 5.0 4.0 3.0 2.0 1.0 0.0 Plating R ate (µm /m in) While XRD 750 will perform relatively well for RDL and TSV applications (Wa= 89; 56), the Velocity PLUS additives will outperform it for RDL and pillars (Wa= 109; 78). However, the Velocity PLUS additives do not give good gap fill performance. 22 22

Effects of Leveler Concentration on Wa L e v e le r C o n c e n tr a tio n O v e rla y Potenial(mV) vs. Hg/Hg 2 SO 4-4 0 0-5 0 0-6 0 0-7 0 0-8 0 0-9 0 0-1 k -1 k 0 0.2 5 0.7 5 1.0 1.5 2.0 5 1 0 2 0 0.5-1 k 6 0 5 0 4 0 3 0 2 0 1 0 0 C u rre n t D e n s ity (A S D ) Clear change in polarization upon increasing the leveler concentration, and increased suppression as well after adding just 0.75 ml/l of leveler 23 23

Summary II The leveler component plays a critical role in achieving overall uniformity, gap fill, and controlling the bump shape: This is critical for TSV, pillars, and RDL, and megabumps For RDL, the choice of suppressor is paramount in providing the necessary nucleation and achieving the proper bump shape, whereas for pillars the role of the suppressor only extend to mere, initial nucleation For RDL and microbumps, copper concentration controls the degree of doming: The lower the copper concentration, the lower the degree of doming For pillars and megabumps, where throughput is of the essence, and to overcome challenging designs, a higher copper concentration of copper is desired in the electrolyte 24 24

Grain size: HOW CAN THE GRAIN SIZE BE INFLUENCED WITH THE CHOICE OF ADDITIVES WITHOUT CHANGING THE DEPOSITION RATE? IS THERE A CORRELATION WITH UNDERSTANDING KIRKENDALLVOID FORMATION AND PREVENTION? 25 25

Mechanism for Kirkendall Void Formation Cu diffusion is 3x faster than Sn Vacancies flux Sn Cu 6 Sn 5 Cu 3 Sn Since Kirkendall void is from diffusion τ = 2 D t, D = 0 D e D: diffusivity t: time T: temperature E RT Cu Cu flux Time and temperature are two factors in the Kirkendall void formation. Once vacancies accumulate to super-saturation at the Cu/Cu 3 Sn interface, Kirkendallvoids nucleate and grow. 26 26

Predicting Kirkendall Void Performance E (V vs. Hg/HgSO 4 ) -0.5-0.6-0.7-0.8-0.9-1.0 200 rpm 400 rpm 800 rpm 1200 rpm 1600 rpm E(1600rpm)- E(200rpm)= 56 mv -140-120 -100-80 -60-40 -20 0 i (ma/cm 2 ) 12 10 8 6 Velocity Plus Domed Zone Pure Levelers Good KV Performance 4 E 2 0-2 -4-6 Velocity Flat to Dished Zone Mid to Low Purity Leveler Marginal KV Performance Lowest Purity Leveler Worst KV Performance L104513 L109298 L110601 D109844 R2A & R2B Type Levelers 27 E (V vs. Hg/HgSO 4 ) -0.5-0.6-0.7-0.8-0.9-1.0 200 rpm 400 rpm 800 rpm 1200 rpm 1600 rpm E(1600rpm)- E(200rpm)= 12 mv -140-120 -100-80 -60-40 -20 0 i (ma/cm 2 ) 27

Controlling Grain Size: Leveler Design Low Purity Leveler As Plated High Purity Leveler As Plated Annealed Annealed The average crystal size can be controlled through leveler design and its subsequent interactions with suppressor and accelerator. As such, the level of impurities in the copper film can be controlled. This will impact eventually KV performance, and perhaps etching rate. 28 28

COPPER FILM PROPERTIES 1. Film properties of several MicroFab copper plating processes were evaluated after one dielectric bake cycle of 225, 60 min 2. Copper films were plated at 4.54 ASD ( 1 µm/min), 15 µm thickness representative of typical RDL plating speeds on Si wafers 3. Film properties such as texture, crystallite size, and stress were evaluated by X-ray Diffraction 4. Film impurities were measured by SIMS 5. Film elongation was measured by Bulge test 2929

POST-ANNEAL: ORIENTATION, STRESS, & CRYSTALLITE SIZE Index Post Anneal Orientation (-111) (-100) (-110) (-311) (-331) (-210) MICROFAB SC Process A 1% 3% 5% 4% 22% 65% Times random 0.05 0.19 0.31 0.26 1.29 3.89 MICROFAB SC Process B 0% 0% 0% 2% 2% 95% Times random 0 0.01 0.03 0.12 0.12 5.72 MICROFAB Process C 3% 3% 4% 6% 19% 64% Times random 0.15 0.19 0.26 0.39 1.15 3.85 MICROFAB Process D 1% 1% 3% 15% 13% 66% Times random 0.08 0.09 0.2 0.89 0.78 3.96 Process X 8% 7% 11% 8% 33% 33% Times random 0.46 0.44 0.66 0.5 1.95 2 Residual Stress (MPa) Post- Anneal Crystallite Size (Ǻ) Post Anneal Total Impurity (ppm) Pre- Anneal Bulge Test Post- Anneal Bulge Test 120 686 157 1.38 4.35 33 887 53.4 0.53 1.03 109 856 124.5 0.55 1.00 106 847 2.6 1.10 5.13 114 886 5.5 2.60 4.87 All copper films show tensile stress after one dielectric bake cycle MicroFab SC Process B differentiated in terms of lower tensile stress and strong texture MicroFab Process D differentiated by elongation after first bake cycle and lowest impurities Random orientation values 16% and above mean that direction has more crystallites oriented in that direction. This would indicate that MICROFAB SC Process B is strongly <210> textured with the majority of the crystallites favoring that orientation, based on a Times random value of 5.72 (The Times random range is from 0 to 6). The other processes are mostly random. In addition, MICROFAB SC Process B is relatively stress neutral when compared against the other process which have become more tensile upon annealing. For the most part, the crystallite size is not affected much by the purity of the process. The tendency is toward formation of large grains post annealing. 30

Summary III The electrolyte must be carefully chosen to fulfill the requirements of many applications: Electrochemical data have shown its composition is important for controlling deposition rate, and macro-uniformity For the accelerator, it is imperative to gauge its operating window so adequate polarization can be achieved and controlled. Its interaction especially with the leveler component is extremely critical The suppressor component is most critical to establish proper nucleation necessary for determining bump shape: This nucleation might be important in providing relative adhesion Further, e delicate balance must be established between leveler and suppressor Leveler, the corner stone of any process: Its strength and type control parameters such as WID, WIF, gap fill capability, and the propensity for mitigating/controlling Kirkendall voids 31 31

Desired Properties for WLP Copper Plating Process [Cu] g/l Accelerator Suppressor Leveler Megabumps 50-90 Strong Strong Strong Pillars 40-50 Strong Weak-Strong Strong Microbumps 10-30 Strong Strong Weak RDL 10-20 Strong Strong Weak-Strong RDL + TSV 40-50 Weak Weak-Strong Weak-Strong 32 32

Acknowledgements R&D Stephan Braye John Commander Tony Delgobbo Emile Kuo Vivian Lin Tao Chi Liu Vin Paneccasio Wenbo Shao Mike Toner Kyle Whitten Marketing Eric Gongora Ken Lai Rich Hurtubise PPL Rich Hank Ben Siegl SAMPL Ed Kudrak Cai Wang Pingping Yeh Project Management Ted Antonellis Outside Lab X-ray Wizards 33 33

WLP Product Summary Proliferation of WLP driven by specific cost, size and performance required by market Wafer Level Cu plating requirements continue to be pushed to limits Feature Critical Plating Attribute Diameter/ L/S Height Package Type Cu pillar / RDL on Application Microbump Coplanrity, KV free <30um <20um 2.5D & 3D IC Wafer HMC, FPGA Cu pillar Cu pillar Coplanarity with higher throughput Coplanarity with higher throughput 30-60um 30-50um FC & 2.5D Wafer CPU, APU, baseband, DDR4 DRAM 60-80um 50-70um FC & 2.5D Wafer Power Amplifier Large bump Higher Throughput 90-110um 40-60um FC & 2.5D Wafer FPGA High Cu Pillar Coplanarity with higher throughput 110-200um 130-180um PoP Substrate Memory + AP / baseband Mega bump Higher throughput 200um 200um 3D fan out Wafer Memory + AP / baseband RDL Coplanarity, Lines/Space control 1.5um/ 1.5um <2um Fan-Out Wafer Memory + AP / baseband 3 in 1 All of the above Broad range NA Several Wafer Mobile Close collaboration between OEM, IDM, Foundry, OSAT, Chemistry supplier, Tool OEM required Mass Reflow vs. TCB driven by pitch/cost/performance trade-offs 200umx80um 10um RDL 100umx300um on glass 190umx200um 34