Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Similar documents
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

WS-575-C-RT. Halogen-Free Ball-Attach Flux PRODUCT DATA SHEET

THE EFFECTS OF INTERNAL STRESSRS IN BGA Ni LAYER ON THE STRENGTH OF Sn/Ag/Cu SOLDER JOINT

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

An Innovative High Throughput Thermal Compression Bonding Process

Comparative Study of NiNiP Leadframes from Different Processes

Challenges in Material Applications for SiP

S/C Packaging Assembly Challenges Using Organic Substrate Technology

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

3D-WLCSP Package Technology: Processing and Reliability Characterization

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

1 Thin-film applications to microelectronic technology

Fraunhofer IZM Bump Bonding and Electronic Packaging

Chips Face-up Panelization Approach For Fan-out Packaging

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

MEPTEC Semiconductor Packaging Technology Symposium

Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

Various Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components

Shear Strength in Solder Bump Joints for High Reliability Photodiode Packages

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

Failure Modes in Wire bonded and Flip Chip Packages

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

Challenges for Embedded Device Technologies for Package Level Integration

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen

Reliability of Lead-Free Solder Connections for Area-Array Packages

Hot Chips: Stacking Tutorial

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Material based challenge and study of 2.1, 2.5 and 3D integration

Technology Drivers for Plasma Prior to Wire Bonding

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC.

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

Bonding Technologies for 3D-Packaging

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Next Gen Packaging & Integration Panel

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Aging Treatment Characteristics of Shear Strength in Micro Solder Bump

Supplementary Materials for

How Bad's the Damage?

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014

LS720V Series. Comparison of crack progression between Sn-Cu-Ni-Ge and M773. Development of Ag-free/M773 alloy

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Flip Chip - Integrated In A Standard SMT Process

Lead Free Solder for Flip Chip

HBLED packaging is becoming one of the new, high

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY

As originally published in the IPC APEX EXPO Conference Proceedings.

Effect of Reflow Profile (RSP Vs RTP) on Sn/Ag/Cu Solder Joint Strength in Electronic Packaging

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW

T/C stress resistant high reliability solder alloy SB6NX / SB6N. Patented by Panasonic

A Roadmap to Low Cost Flip Chip Technology and Chip Size Packaging using Electroless Nickel Gold Bumping

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Effect of Multiple Flip-Chip Assembly on Joint Strength of AuSn solder in Hybrid Compact Optoelectronic Module

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Henkel Enabling Materials for Semiconductor and Sensor Assembly. TechLOUNGE, 14 November 2017

Lead Free Soldering Technology

Adaption to scientific and technical progress under Directive 2002/95/EC

Developments in low-temperature metal-based packaging

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

Adaption to scientific and technical progress under Directive 2002/95/EC

5. Packaging Technologies Trends

Recent Advances in Die Attach Film

Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate

Copper Wire Packaging Reliability for Automotive and High Voltage

Selection and Application of Board Level Underfill Materials

IMC Layers Formed with Various Combinations of Solders and Surface Finishes and Their Effect on Solder Joint Reliability

The Relationship of Components, Alloys and Fluxes, Part 1

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Recent Trends of Package Warpage and Measurement Metrologies (inemi Warpage Characterization Project Phase 3)

FLUX AND CHEMICAL PRODUCTS FOR ELECTRONIC SOLDERING

EFFECT OF THERMAL AGING ON THE IMC LAYER BETWEEN SnAgSb SOLDER AND Cu SUBSTRATE. Universiti Kebangsaan Malaysia, 43600, Bangi, Selangor, Malaysia

CERN/NA62 GigaTracKer Hybrid Module Manufacturing

Flip chip bumping technology Status and update

PoP/CSP Warpage Evaluation and Viscoelastic Modeling

Reaction of Sn-Bearing Solders with Nickel-based Under Bump Metallisations

RELIABILITY OF SAC405 AND SAC387 AS LEAD-FREE SOLDER BALL MATERIAL FOR BALL GRID ARRAY PACKAGES

Characterization of Coined Solder Bumps on PCB Pads

*EP A2* EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2005/08

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

High Density PoP (Package-on-Package) and Package Stacking Development

CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB.

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D.

Copper Wire Bonding Technology and Challenges

Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability

Effect of pinhole Au/Ni/Cu substrate on self-alignment of advanced packages

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

Effectiveness of Conformal Coat to Prevent Corrosion of Nickel-palladium-goldfinished

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Transcription:

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation

Agenda Company introduction Semiconductor assembly roadmap challenges Fine pitch, low stand-off Warpage Smaller Cu-pillar solder cap, fewer flux amount More pre-process and thermal oxidation on bond pad surface Five case studies in using surface analysis tools to drive understanding of semiconductor assembly materials

Company Introduction Indium Corporation is a premier materials supplier to global industries including: Electronics assembly Semiconductor Solar energy Thin-film Thermal management

Indium Corporation Global Manufacturing and Sales Offices

From Mobile to Wearable to IoT Technology driving force: lighter, thinner, smaller

Solder Joint Evolution Solder Joint by Package Type Flip-Chip Solder Joint High-Pb Solder Eutectic Solder (PbSn63) SnAg2 Sn(?)

Assembly and Process Challenges for FC-BGA Thinner substrates and thinned die increase warpage Processes oxidize / contaminate the ball-attach pad surface Bottom Cu/OSP pads badly oxidized

Process and Material Challenges in Flip-Chip Solder Microbump Thickness & alloy Oxidation Contamination IMC thickness No-clean Flux Residue level (ULR) Wetting power Compatibility with MUF/CUF Rheology Substrate or Leadframe Leadframe / Substrate Surface treatment Oxidation Contamination Warpage

Advanced Analytical Techniques for Semiconductor Assembly Advanced analytical and preparation techniques now necessary to understand failure modes Auger spectroscopy SIMS (secondary ion mass spectrometry) FIB (focused ion beam) Drive deep understanding of mechanisms

Surface Analysis by SIMS / Auger Auger Electron: 0.4 ~ 5nm Secondary Electron (SIMS): <50 nm SEM EDX: 1000 ~ 3000 nm SIMS Auger SEM EDX

Case Study 1: Solder Cap Contamination SEM and EDX analysis The SEM did not find foreign or abnormal material EDX analysis showed high C and O levels Good solder joint Bad solder joint

Case Study 1: Solder Cap Contamination Solder cap shows abnormal one has dark surface with impurity SIMS data shows abnormal one has high C, O content Abnormal Normal

Case Study 2: Wafer Bumping Cleaning Optimization Auger test method is very sensitive to carbon, oxygen (oxide) Good tool for process optimization STD STD (exclude S, Ca) 40S50DI 40S25DI 60S50DI 60S25DI 70S50DI 70S25DI Name Start KE Peak KE End KE PP At. % PP At. % PP At. % PP At. % PP At. % PP At. % PP At. % PP At. % C KL1 256.1 270.6 272.0 20.55 31.98 31.21 32.64 26.02 15.77 14.68 15.15 Sn MN1 424.1 430.1 433.0 20.95 32.60 39.18 32.20 39.60 46.46 52.40 54.42 O KL1 506.5 516.5 530.3 19.4 30.19 21.98 27.40 29.30 27.89 28.02 24.63 S LM1 148.0 155.6 163.8 17.86 Ca LM2 290.6 295.6 302.0 17.87 Ag MN1 350.0 366.4 384.5 3.36 5.23 7.63 7.76 5.08 9.88 4.91 5.79 100 64.26 100 100 100 100 100 100 % 35 30 25 20 15 10 5 0 Carbon Condition

Case Study 3: Leadframe Surface Treatment Surface roughness (adhesion enhancement) treatment is used to increase MUF/CUF adhesion Different surface treatment will induce different wetting performance Scanned Area 3.0µ m

1 19 37 55 73 91 109 127 145 163 181 199 217 235 253 271 289 307 325 343 1 19 37 55 73 91 109 127 145 163 181 199 217 235 253 271 289 307 325 343 1 19 37 55 73 91 109 127 145 163 181 199 217 235 253 271 289 307 325 343 3.0µ m Scanned Area Case Study 3: Leadframe Surfaces with SIMS Analysis SIMS analysis quantifies oxidation level and oxide depth Important for process tuning 3.50E+08 3.00E+08 2.2 3.50E+08 3.00E+08 2.50E+08 2.50E+08 2.00E+08 C 2.00E+08 C 1.50E+08 1.00E+08 O Cu 1.50E+08 1.00E+08 O Cu 5.00E+07 5.00E+07 3.50E+08 3.00E+08 2.50E+08 1.8 2.00E+08 1.50E+08 1.00E+08 C O Cu 5.00E+07

BGA Process and Thermal Treatment 2~4 times Substrate SMT Reflow Die Bond Wire bond D/B Cure Saw Singulation BM Pre-clean PMC Molding Pre-Baking Many thermal process before BM will induce pad surface oxidation, which will induce yield loss (missing ball ) and low productivity

1 12 23 34 45 56 67 78 89 100 111 122 133 144 155 166 177 188 1 12 23 34 45 56 67 78 89 100 111 122 133 144 155 166 177 188 1 11 21 31 41 51 61 71 81 91 101 111 121 131 141 151 161 1 13 25 37 49 61 73 85 97 109 121 133 145 157 169 181 193 205 Case Study 4: BM Pad Surface with SIMS Analysis 2~4 times Substrate SMT Reflow Die Bond Wire bond D/B Cure Saw Singulation BM Pre-clean PMC Molding Pre-Baking 1.40E+08 1.20E+08 Fresh substrate 3.50E+06 3.00E+06 Post Molding cure 1.00E+08 8.00E+07 6.00E+07 4.00E+07 2.00E+07 Cu 12C 16O 32S 58Ni 138Ba 197Au 2.50E+06 2.00E+06 1.50E+06 1.00E+06 5.00E+05 O, C 12C 16O 32S 58Ni 138Ba 9.00E+07 8.00E+07 7.00E+07 6.00E+07 5.00E+07 4.00E+07 3.00E+07 2.00E+07 1.00E+07 Flux clean x1 12C 16O 32S 58Ni 138Ba 197Au 9.00E+07 8.00E+07 7.00E+07 6.00E+07 5.00E+07 4.00E+07 3.00E+07 2.00E+07 1.00E+07 Flux clean x2 12C 16O 32S 58Ni 138Ba 197Au

Supplier-B Supplier-A Case Study 5: FIB Analysis on OSP Substrate Deposit Pt for FIB analysis OSP Cu Fresh Cu OSP Substrate

1 8 15 22 29 36 43 50 57 64 71 78 85 92 99 106 113 1 11 21 31 41 51 61 71 81 91 101 111 121 131 141 151 161 1 10 19 28 37 46 55 64 73 82 91 100 109 118 127 136 145 154 163 1 7 13 19 25 31 37 43 49 55 61 67 73 79 85 91 97 103 109 Case Study 5: FIB and SIMS post-flux clean Indium WS-575-C shows better cleaning efficiency on OSP substrate base on FIB and SIMS analysis result WS-575-C 4.00E+07 3.50E+07 5-4-F 4.00E+07 3.50E+07 5-6-F 3.00E+07 3.00E+07 2.50E+07 2.00E+07 1.50E+07 12C 16O 32S 58Ni 2.50E+07 2.00E+07 1.50E+07 12C 16O 32S 58Ni 1.00E+07 63Cu 1.00E+07 63Cu 5.00E+06 5.00E+06 5.00E+07 4.50E+07 K-5-NC 5.00E+07 4.50E+07 K-5-F 4.00E+07 4.00E+07 3.50E+07 12C 3.50E+07 12C 3.00E+07 16O 3.00E+07 16O 2.50E+07 32S 2.50E+07 32S 2.00E+07 58Ni 2.00E+07 58Ni 1.50E+07 63Cu 1.50E+07 63Cu 1.00E+07 197Au 1.00E+07 197Au 5.00E+06 5.00E+06 Competitor OSP residue

Summary Advanced analytical techniques create: Knowledge of the mechanisms of flux activity and usage Improved materials and processes Higher yield, improved reliability, and speed time to market

Thank you!