Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes. Daniel Stillman, Daniel Fresquez Texas Instruments Inc.

Similar documents
Wafer probe challenges for the automotive market Luc Van Cauwenberghe

Case studies of Wafer Sort Floor Problems. Darren James SWTW Committee Member

A Real Life Pad Crack Study

Evaluation of Cantilever Probe-Induced Dielectric Cracks in Cu/Low-k Devices

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

Design For Probe: Probe Card Selection Process

Test Flow for Advanced Packages (2.5D/SLIM/3D)

Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr

Aluminum Probe Pad Thickness and Properties for Stable Parametric Probe Ability

Novel Methodologies for Assessing On-line Probe Process Parameters

Investigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics

Probing Lead Free Solder Bumps in Final Wafer Test

Global Test solutions Conception and production of probe cards for testing microchips

28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)

Fine Pitch P4 Probe Cards

Online Semi-radius Probe Tip Cleaning and Reshaping

Automotive Electronics Council Component Technical Committee

Cu Bond Wire Reliability and Decapsulation Process

Modified Tool for Developmental Analysis and Real Time QRA Probe Card and Socket Results

Alternatives to Vertical Probing

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Methodologies for Assessing On-line Probe Process Parameters

Assessing Metrology Tool Capability

STRUCTURAL ANALYSIS OF TSVS

Interconnection Reliability of HDI Printed Wiring Boards

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Probing Challenges with Cu Pillar. Phill Mai, JEM America Joe Mai, JEM Europe

Our customers' product lifecycle & Amkor Test Services Development Introduction Growth Maturity Decline

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Micro burn-in techniques at wafer-level test to implement cost effective solutions

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

Oki M A-60J 16Mbit DRAM (EDO)

Transverse Load Analysis For Semiconductor Applications

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

How Bad's the Damage?

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

23 rd ASEMEP National Technical Symposium

Packaging Effect on Reliability for Cu/Low k Damascene Structures*

300mm Wafer Stain Formation by Spin Etching

RELIABILITY TEST RESULTS

Laser Micromachining - Market Focus. Dr. Andrew Kearsley

Fritting Experiences with non-ohmic contact resistance C RES while wafer test probing

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Chapter 2 Manufacturing Process

S/C Packaging Assembly Challenges Using Organic Substrate Technology

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Cu/low κ. Voids, Pits, and Copper

National Semiconductor LM2672 Simple Switcher Voltage Regulator

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Enabling Technology in Thin Wafer Dicing

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Material based challenge and study of 2.1, 2.5 and 3D integration

Cu-Al intermetallic growth behaviour study under high temperature thermal aging

Copper Wire Packaging Reliability for Automotive and High Voltage

3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack

RF System in Packages using Integrated Passive Devices

Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing

INTERLAMINAR REINFORCEMENT TO COMPOSITE LAMINATES BY DISTRIBUTING WHISKERS ALONG THE INTERFACE

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Motorola PC603R Microprocessor

Rockwell R RF to IF Down Converter

An Advanced Probe Characterization Tool Outline

Abstract. Key words. I. Introduction

Chips Face-up Panelization Approach For Fan-out Packaging

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Flip Chip Applications

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2

Reliability Qualification Report

Pyramid Probe Card: P800-S Online Cleaning

Failure Analysis for ewlb-packages Strategy and Failure Mechanisms

5. Packaging Technologies Trends

SHORT FIBER INTERFACIAL TOUGHENING FOR COMPOSITE-FOAM SANDWICH Z. Sun 1,2, S.Y. Sun 1,2, S.S. Shi 1,2, H.R. Chen 1*, X.Z. Hu 2*

5.4 Analysis for Torsion

High Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Enhancement Mode GaN FETs and ICs Visual Characterization Guide

Verifying The Reliability Of Connections In HDI PWBs

An Innovative High Throughput Thermal Compression Bonding Process

Development and Validation of an Automated Ultrasonic System for the Non- Destructive Evaluation of Welded Joints in Thermoplastic Storage Tanks

Czochralski Crystal Growth

Wire Bonding Integrity Assessment for Combined Extreme Environments

The History & Future of

TSV CHIP STACKING MEETS PRODUCTIVITY

Gold to gold thermosonic bonding Characterization of bonding parameters

Intel Pentium Processor W/MMX

EE 330 Lecture 9. IC Fabrication Technology Part 2

Probe Card Cleaning Media Survey. Eric Hill, Josh Smith : : June 10, 2008

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Automating Hybrid Circuit Assembly

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Experimental Study On Z-Pinned DCB Mode I Delamination

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

PDF created with FinePrint pdffactory Pro trial version

Electrical and Mechanical Characterization of BladeRunner Tips on Reflowed Eutectic Bumps

Transcription:

Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes Daniel Stillman, Daniel Fresquez Texas Instruments Inc.

Outline Probe Optimization Why is it needed? Objective and obstacles Thermal Challenges Interface movement Affects on Z and pre set OT Implementing an automated solution Improvements in Silicon Design Acknowledgments 2

Speed Optimization Why is it needed? Improve quality for our customers Extreme temperatures, multiple insertions, and automotive quality requirements make card technology selection critical for the end product. Provide a means for PC design Complex probe card designs (matrix, skip row / skip column, diagonal) call for more upfront design work to insure optimal efficiency. Provide robust design rules for future technology nodes How do we design for probe? 3

Objective Challenge: Changes in metal design can results in cracks in barrier metals and insulation layers. These cracks can results in metal migration and functional failures Obstacles: Slowing down Z speed reduces force induced by probe card technology on IC devices, thus preventing di electric crack fail modes. 4

Thermal Challenges

Thermal movement During probing Thermal movement during probing can result in unexpected added probing over travel Contact related issues Crashed probe cards Stillman/Fresquez 6

Thermal Movement Prober Z height moves ~20um in to the wafer between each realignment Going down -120um End of wafer Raise and fall of Z height Probe height set Stillman/Fresquez 7

High Temp Evaluations Problem Same probe card showed different thermal curves on two different testers 140um Z movement 40um Z movement Found the probe card pan hardware was causing changes in thermal movement 8

Hardware Setup Comparisons Hardware Setup and Torque vs. Pan Movement 300 Total Z Movement(um) 250 35/25 200 50/25 50/12 150 production sample 10/5 w/ loctite 100 10/12 w/ loctite 30/12_CB 50 30/12_CS 30/12_CS_3 screw pattern 0 1 2 3 4 5 6 7 8 Time (Hrs.) SS and Invar Head Stage Interactions and Optimal Setup Combinations: 5 Screws 10 in/lbs torque with Loctite = 25um movement 5 Screws, 50 in/lbs torque = 40um 50um 12 screws, 30 in/lbs torque = 50um movement Top performance with all 25 screws and production acceptable= 100um 9 9

Implications of Stepping Efficiency at Probe Background: Material baseline moved from 2 pass probe to 4 pass probe with temperature ranging from 160C to 40C. Purpose: The wafer was probed in 8 sections with a various number of touchdowns by the probe card. The objective is to determine probe process margins and what section begins to exhibit probe damage to the under layers. At what level the damage exists and to quantify the amount of damage by means of de processing. 10

Probe DOE : Results Summary A new wafer probed 12x with max over travel was submitted. The locations for inspection (worst case) are highlighted on the wafer map at right. After optical inspection, ½ of the available locations were deprocessed while retaining the pad metallization on the remaining locations. Optical inspection revealed marks on top of the ILD s corresponding to the probe marks. A FIB cross section revealed that the marks on top of the ILD s were only a surface feature, and no cracks were observed propagating downward. SEM images showing a cross section view of the surface marks. 11

Optimizing Z speed by PC technology

New Technology Development Overview Problem: Base line probing can result in cracks in a new metal stack at low touchdowns. Objective: Evaluate the effect of probing on top of new stack up with a vertical probe card to reduce cracking at low touchdowns In this study two speed features were used 5Speed Variable Control. 5SVC: Step one ( 500um to 91um 18000um/sec 0.2G) Step two ( 90um to 0um 188um/sec 0.01G) Procedure: Initial visual inspection: Several probe marks were optically inspected for the appearance of the scrub marks and for any obvious damage. De processing: Remove Pd with 1 part HCl, 10 parts Nitric Acid, 10 parts Acetic Acid (45C, 2 minutes) Inspection Criteria: 16 dies per touchdown section (4 dies per site per touchdown) Conclusions: No Cracks were found at 10x touchdown at 90um probing OT 13

Base line Cracking Results 5X Touchdowns Stillman/Fresquez 14

Prober Speed Model Probe Head Distance: -500um to -91um Speed: 18000um per sec Acceleration 0.2G Stillman/Fresquez Distance: -90um to -0um Speed: 188um per sec Acceleration 0.01G 15

Probe Plan Probe Study Info: 75um OT 10X 7X 4X 1X 10X Probe Technology: 3mil DUT Count: x2 Number or Probes: Probing Over Travel: 75um and 90um on first touch 5SVC Planarity: 12um Cleaning Interval: 40/8 Cleaning Over-travel: 65um on all touch Cleaning Media: PP150 7X 4X 90um OT 1X 16

5SVC Probe Results 90um OT 10x Touchdowns Probe Marks Post Etch No Cracks found 17

Providing an automated probe solution

Prober Update Procedure for 5SVC 1 2 3 4 19

Automated Solutions for a Production Probe Floor By specifying the probe card technology within production automation scripts the prober speed profiles can be optimized for production needs. 20

PC Technology Challenges

Probe Technology Cantilever Vertical Tier 2 Beam Angle Beam Length End of Taper Diameter Tier 1 Tip Length Bend Angle Tip Diameter Downward and lateral force Stillman/Fresquez cantilever probe card Downward force only 22

Silicon Design Rules for Optimized Probe Performance

Test Chip Cracking Study Test chip has different metal thickness and line and space designs under the probe pad Stillman/Fresquez 24

Robust Under layer Metal design Thin line and space does not result in cracks. Best performance occurs when probing in the direction of the trace lines Stillman/Fresquez 25

Poor Performing Metal Designs Different material elasticity between glass and metal results in a crack in the glass when wide metal traces are used Stillman/Fresquez 26

What happens during bonding? Al Silicon 27

Designing for Probe Metal designs perpendicular to the bond direction can results in cracks Packaging stress moves the wire bond In and out for the die center

Probe Stress Embossment of probe mark in the barrier metal Pad that is probed and not bonded Stillman/Fresquez Bond crack originating at the probe mark embossment Pad that is probed and bonded 29

Summary of Findings What do we know: Thermal movement needs to be addressed and can add probing over travel that is unintentional Optimized touchdown speed can affect ILD cracking PC technology Thermal compensation for at temperature probing. Optimization of prober performance and identification of prober deficiencies. Solutions for high pin count / low force needed End solution is Si design Design for robust stack up build a higher quality IC for production use What is still to come: Design in quality and minimize probe damage for our customers. 30

Acknowledgements Connie Smith Imran Ahmed Brennan Tran Thomas Vaughan Al Griffin 31