SEMI MEMS Tech Seminar (Sept 26, Cornaredo, Italy)

Similar documents
Towards Industrialization of Fan-out Panel Level Packaging

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

Chips Face-up Panelization Approach For Fan-out Packaging

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Fraunhofer IZM Bump Bonding and Electronic Packaging

Nanium Overview. Company Presentation

Fraunhofer IZM. All Silicon System Integration Dresden Scope. M. Juergen Wolf

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

IME Proprietary. EPRC 12 Project Proposal. 3D Embedded WLP. 15 th August 2012

The Development of a Novel Stacked Package: Package in Package

Challenges for Embedded Device Technologies for Package Level Integration

Material based challenge and study of 2.1, 2.5 and 3D integration

3DIC Integration with TSV Current Progress and Future Outlook

CERN/NA62 GigaTracKer Hybrid Module Manufacturing

Measurement of Pressure Distribution During Encapsulation of Flip Chips

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Thin Wafers Bonding & Processing

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

Close supply chain collaboration enables easy implementation of chip embedded power SiP

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

5. Packaging Technologies Trends

Thales vision & needs in advanced packaging for high end applications

Package Solutions and Innovations

Equipment and Process Challenges for the Advanced Packaging Landscape

Two Chips Vertical Direction Embedded Miniaturized Package

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Development of Novel High Density System Integration Solutions in FOWLP Complex and Thin Wafer-Level SiP and Wafer-Level 3D Packages

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Compression molding encapsulants for wafer-level embedded active devices

Forschung für die Elektroniksysteme von morgen

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard)

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

3D technologies for integration of MEMS

Henkel Enabling Materials for Semiconductor and Sensor Assembly. TechLOUNGE, 14 November 2017

THROUGH-SILICON interposer (TSI) is a

Warpage Tuning Study for Multi-chip Last Fan Out Wafer Level Package

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Failure Analysis for ewlb-packages Strategy and Failure Mechanisms

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Design and Assembly Process Implementation of 3D Components

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

iniaturization of medical devices thanks to flexible substrates ISO 9001 certified

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

S/C Packaging Assembly Challenges Using Organic Substrate Technology

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

Molding materials performances experimental study for the 3D interposer scheme

Preface Preface to First Edition

Glass Carrier for Fan Out Panel Level Package

Innovative Advanced Wafer Level Packaging with Smart Manufacturing Solutions YOON Seung Wook, Ph.D MBA

Embedded Cooling Solutions for 3D Packaging

TechARENA Packaging Exhibitor Session OCT/08, 2014 New WLP-Technology-Fusion Concept Steffen Kröhnert, Director of Technology, NANIUM S.A. V1.

Integration and Packaging

Innovative Substrate Technologies in the Era of IoTs

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Fan-Out Packaging Technologies and Markets Jérôme Azémar

Fraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER

Fan-out Wafer Level ewlb Technology as an Advanced System-in- Package Solution

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Wafer/Panel Level Package Flowability and Warpage Project. Call for Sign-up Webinar

Panel Fan-Out Manufacturing Why, When, and How?

SUSS SOLUTIONS FOR LARGE FORMAT PATTERNING UV Scanning Lithography and Excimer Laser Ablation

PRESSURE SENSORS CHALLENGES IN DESIGN AND PRODUCTION DR. MATTHIAS PESCHKE

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

AN ANALYSIS OF KEY COST AND YIELD DRIVERS FOR FAN-OUT WAFER LEVEL PACKAGING

Flexible Substrates for Smart Sensor Applications

TSV Interposer Process Flow with IME 300mm Facilities

Advanced packaging technologies for MEMS Gregor Woldt, Head of R&D Dr. Gregor Zwinge, Managing Director

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

Between 2D and 3D: WLFO Packaging Technologies and Applications

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

Bonding Technologies for 3D-Packaging

Hot Chips: Stacking Tutorial

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

ECE414/514 Electronics Packaging Spring 2012 Lecture 2. Lecture Objectives

Henkel Adhesive Solutions for SiP Packaging. October 17-19, 2018 Shanghai, China

Microtechnology for the HighTec Medical Industry -micro packaging as an enabler for next generation devices-

Ultra thin chips for miniaturized products

Cu electroplating in advanced packaging

Embedding of Active Components in LCP for Implantable Medical Devices

Flip Chip - Integrated In A Standard SMT Process

TGV and Integrated Electronics

Wafer Level Molded DDFN Package Project Duane Wilcoxen

A Cost Analysis of RDL-first and Mold-first Fan-out Wafer Level Packaging

Using new international patented production technologies for polymer mems and high-integrated systems

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

RF System in Packages using Integrated Passive Devices

New Technology for High-Density LSI Mounting in Consumer Products

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

PoP/CSP Warpage Evaluation and Viscoelastic Modeling

Laser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG

Transcription:

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Opportunities of Wafer Level Embedded Technologies for MEMS Devices T. Braun ( 1 ), K.-F. Becker ( 1 ), R. Kahle ( 2 ), V. Bader ( 1 ), S. Voges ( 2 ), T. Thomas ( 2 ), R. Aschenbrenner ( 1 ), K.-D. Lang ( 2 ) ( 1 ) Fraunhofer Institute for Reliability and Microintegration Gustav-Meyer-Allee 25, 13355 Berlin, Germany e-mail: tanja.braun@izm.fraunhofer.de phone: +49-30/464 03 244 fax.: +49-30/464 03 254 ( 2 ) Technical University Berlin, Microperipheric Center

Outline SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Introduction FOWLP Application Examples MST SmartSense Multi-Sensor Package Sensor Integration into Microfluidics

Fan-out Wafer Level Packaging (FOWLP) SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Die assembly on carrier with release tape Carrier overmolding Carrier release RDL (e.g. thinfilm, RCC, inkjetting), balling, singulation Molded Reconfigured Wafer, Infineon Wafer-Level Fan-Out Packaging, WFOP, J-Devices Fan-Out Wafer-Level Packaging, Renesas Electronics Corporation Redistributed Chip Package, Freescale

From Wafer to Panel Level Packaging SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) PCB Technologies Based on standard thin film technology equipment Tightest tolerances for fine pitch line/space (5/5 µm) Sensitive to substrate warpage Currently limited to 12 300 mm Based on standard PCB manufacturing equipment Intrinsic warpage compensation by lamination 3D and double sided routing are standard features for PCBs Line/space down to 20/20 µm Full format/large area is standard 6 8 12 24 x18 Thin Film Technologies

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Chip Embedding - IZM Embedding & Substrate Line from Wafer Scale to Panel Scale 610 x 456 mm² Datacon evo/ Siplace CA3 Mahr OMS 600 WL: Towa 120t PL: NN Q2 2014 Lauffer/ Bürkle Siemens Microbeam Schmoll MX1 Ramgraber automatic plating line Orbotech Paragon 9000 Schmid

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) FOWLP with PCB based RDL and Through Mold Vias (TMV) Process Flow Precision die placement on intermediate carrier Cleaning, Pd activation und Cu plating µvias and TMVs Large area compression molding Molded wafer release from carrier Laser direct imaging (LDI) and Cu layer etching Lamination of RCC both wafer sides UV-laser drilling through RCC to open die pad and through molded wafer for TMVs Soldermask, UBM, package singulation by sawing 3D module assembly

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Motivation SiP Wafer Level Fan-Out Embedding MS-ASIC µc Roadmap source: Yole

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Application Example MST SmartSense - Intelligent 3D MEMS Compass

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) MST SmartSense - Intelligent 3D MEMS Compass Technology Demonstrator Commercial Product Advanced Technology MS-ASIC µc TMV ASIC LGA pad sensor Heterogeneous Integration BGA Multi-Sensor Package Evaluation of Material Combinations Reliability Investigations Chip on Board technology Transfer molded LGA housing PoP approach using embedding as a basis Thin film & PCB based RDL Product well within specs!

FOWLP Multi-Sensor Stack SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Manufacturing of functional demonstrators FOWLP Multi-Sensor Stack consisting of Pressure Sensor/ASIC package with thin film RDL and RDL opening above sensor membrane Acceleration sensor/asic package with PCB based RDL and Through Mold Vias (TMV) for package stacking thin film RDL ASIC MEMS pressure sensor molding compound ASIC Through Mold Via (TMV) PCB based RDL MEMS acceleration sensor substrate

FOWLP Pressure Sensor-ASIC Package SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) pressure sensor packages after wafer level molding and redistribution Thin film redistribution Open RDL layer above pressure sensor membrane Comparable sensor performance over the entire wafer M. Bründel, U. Scholz, F. Haag, E. Graf, T. Braun, K.-F. Becker; Substrateless sensor packaging using wafer level fan-out technology; Proc. of EPTC 2012; Singapore.

Through Mold Via - Reliability Laser drilled Through Mold Vias: 100 up to 150 vias/s Direct metallization by Cu plating Investigations of 5 different epoxy molding compounds with max. filler sizes from 24 µm to 75 µm 4 different via diameters/pitches (200 µm/400 µm, 150 µm 350 µm, 100 µm/300 µm, 50 µm/250 µm) SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) TMV test vehicle All samples passed: MSL 1 5000 temperature cycles -55 C/125 C 5000 h humidity storage 85 C/85 % r.h. without any electrical failures EMC with max. 24 µm filler size 50 µm via and 250 µm pitch EMC with max. 75 µm filler size 50 µm via and 250 µm pitch

Sensor Package - Through Mold Via (TMV) SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) RCC Sensor ASIC EMC Cross section Through mold via interconnection between ASIC and sensor with PCB based RDL technology X-Ray image acceleration sensor-asic package with through mold vias (red arrows) Cross section Through mold via Precisely laser drilled and homogeneously metalized through mold vias Well aligned and void-free Cu filled µvia with 110 µm pitch and structured conductor lines with 55 µm lines and spaces

FOWLP Multi-Sensor Stack SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) TMV ASIC LGA pad sensor pressure sensor/asic package with thin film RDL Acceleration sensor/asic package with PCB based RDL and Through Mold Vias (TMV) for package stacking assembled sensor stack on test board Functional tests show sensor performance in specs

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Application Example Sensor Integration into Microfluidics ENIAC Cajal4EU

Sensor Integration into Microfluidics SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) System design / simulation Fluidics World to chip interface Concept and CAD-Design POI0 LOI0 POI1 30.2 35.4 40.5 45.7 50.9 56.1 61.2 71.6 Eval. C Fabrication Polymer / PDMS structuring & Bonding Surface modification Integration of Microelectronics /MEMS / MOEMS Fusion of components to functional demonstrator Fluidic characterization Functional experiments System validation Characterization

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Example: Sensors and Actuators for Automated Cell-free Protein Production Process automation: Phase interface and bubble detectors Micro actuators / pumps / valves Control and regulation: Electrochemical ph-sensing Optical Mg-sensing by color change reaction Temperature spot control with micro peltiers Glucose measurement for energy regeneration system Yield measurement: Fluorescence measurement with µpmt RNA purity control by UV-absorbance measurement Integrated RGB- Sensor with LED www.micropelt.com µpmt (Hamamatsu) Micro glucose sensor (Fh ISIT) Bubble detector Integrated glass fiber Integrated ph-sensor (Fh ISIT)

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Cajal4U: Integration of CMOS Biosensor into a Polymeric Lab-on-a-Chip Systems CMOS sensor die reconfigured wafer Feasibility of packaging approach for silicon-into-polymer suitable for mass fabrication successfully shown Protection of sensing area during packaging allows application to wide range of biosensors Tightness high enough for most microfluidic applications T. Brettschneider, C. Dorrer, H. Suy, T. Braun, E. Jung, R. Hoofman, M. Bründel, R. Zengerle and F. Lärmer, Integration of CMOS biosensor into a polymeric lab-on-a-chip systems, International Conference on Microfluidics and Nanofluidics, 2013, Venice, Italy. reconfigured wafer with RDL singulated FOWLP module FOWLP module in microfluidics

Cajal4U: Integration of CMOS Biosensor SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Photography of FOWLP Cross section of connected TSV die Separation of wet microfluidics from dry electrical connection Use of TSV dies for 3D routing Backside TSV die connection by blind µvias through molding compound X-ray CT image of FOWLP X-ray image of connected TSV die

Conclusion SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) A technology has been successfully developed for stacking wafer level embedded packages by Through Mold Vias (TMV) Technology based on large area compression molding and PCB based redistribution technology with potential to full PCB format (610 x 457 mm²) or Standard thin film redistribution technology Laser drilled TMV technology has very high reliability potential samples passed MSL1, 5000 TC -55 C/125 C and 5000 h 85 C/85 % r.h. without failure Technology was successfully demonstrated for a functional ASIC- MEMS acceleration sensor package on which an ASIC MEMS pressure sensor package is assembled Sensor integration into microfluidics

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Outlook - Fan-out Panel Level Packaging (FOPLP) Continuous manufacturing line for FOPLP up to 24 x 18 / 610 x 457 mm²

SEMI MEMS Tech Seminar (Sept 26, 2013 - Cornaredo, Italy) Thank you for your attention