Production-scale Flux-free Bump Reflow Using Electron Attachment

Similar documents
Fluxless soldering using Electron Attachment (EA) Technology

Atmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.

BPS Surfactant-Formulated, Multifunction Dicing Solutions

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Maintaining Full Production in Furnaces with Failing Regenerators Using Oxy-fuel Combustion

Characteristics of Solder Paste

Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards

XTSC SiCap 400µm - NiAu finishing - Assembly by soldering

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.

Flip Chip - Integrated In A Standard SMT Process

JOINT INDUSTRY STANDARD

Case History/Utilization of Nitrogen in IR Reflow Soldering. S. Jacobs Air Products and Chemicals, Inc. U.S.A.

Murata Silicon Capacitors - XTSC 400µm NiAu finishing Assembly by Soldering High temperature silicon capacitor. Table of Contents

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WS-575-C-RT. Halogen-Free Ball-Attach Flux PRODUCT DATA SHEET

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

3D-WLCSP Package Technology: Processing and Reliability Characterization

EN287. Switching to lead-free solder raises many issues and has consequences for all parts of the printed circuit board (PCB) assembly process.

Reflow Profiling: Time a bove Liquidus

1 Thin-film applications to microelectronic technology

Evaluation of Cu Pillar Chemistries

A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging

Testing and Analysis of Surface Mounted Lead Free Soldering Materials and Processes

Testing Procedures Testing Procedures Parameter Test Tested according to Condition to be satisfied after testing AC/DC Bias Pulse Current Capability P

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Fraunhofer IZM Bump Bonding and Electronic Packaging

XBSC/UBDC/UBSC/BBSC/ULSC 100 µm & 400 µm - Assembly by soldering

Oxygen-enhanced cement and lime production that can help improve your kiln operations... tell me more

CHALLENGE IN FREE AIR BALLS FORMATION OF COPPER DURING THERMOSONIC WIRE BONDING PROCESS. A. Jalar and S.H.A. Razak

HTSC SiCap 400µm - NiAu finishing - Assembly by soldering

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

TAMURA PRODUCT INFORMATION. Pb-FREE SOLDER PAST TLF-SERIES. Characteristics of LFSOLDER TLF M is shown in Table 1 and Table 2.

LPSC SiCap 100µm NiAu finishing - Assembly by soldering

Lead Free Solder for Flip Chip

Shear Strength in Solder Bump Joints for High Reliability Photodiode Packages

Bare Die Assembly on Silicon Interposer at Room Temperature

Chapter 3 Silicon Device Fabrication Technology

Pb-FREE SOLDER PASTE TLF-SERIES

CYRANNUS. Welcome at iplas. See the latest developments! CYRANNUS.

Failure Modes in Wire bonded and Flip Chip Packages

Challenges in Material Applications for SiP

An Innovative High Throughput Thermal Compression Bonding Process

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

LS720V Series. Comparison of crack progression between Sn-Cu-Ni-Ge and M773. Development of Ag-free/M773 alloy

Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls

Motorola MC68360EM25VC Communication Controller

Introduction p. 1 History p. 3 Applications of Induction Heating p. 4 Preheating Prior to Metalworking p. 6 Heat Treating p. 6 Melting p.

Hi-performance S3X58-M406

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages

Ceramos Gen 5 Details on Handling and Processing Application Note

Tombstoning, Beading & Ultra-Fine Pitch Issues. Harry Trip Cobar Europe BV, Holland

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

Murata Silicon Capacitors - LPSC 100µm NiAu finishing Assembly by Soldering. Table of Contents

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

Adaption to scientific and technical progress under Directive 2002/95/EC

IBreathing life into fuel use by Erdem Arslan, John Cirucci, Larry Farmer, Mark Listemann and Jignesh Shah, Air Products, USA

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

EMERGENCY OVERVIEW Dust may cause eye and respiratory irritation. Dust particles may cause abrasive injury to the eyes.

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW

S3X58-G801. High Performance Low Voiding LF Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste.

Adaption to scientific and technical progress under Directive 2002/95/EC

Custom Pack and Air Products Our work together

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

KGC SCIENTIFIC Making of a Chip

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

Pb-FREE SOLDER PASTE TLF SERIES LFSOLDER TLF

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

MEPTEC Semiconductor Packaging Technology Symposium

Chapter 2 Manufacturing Process

Plasma for Underfill Process in Flip Chip Packaging

The principle Of Tungsten Inert Gas (TIG) Welding Process

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Pb-FREE SOLDER PASTE TLF SERIES LFSOLDER TLF

Effect of Multiple Flip-Chip Assembly on Joint Strength of AuSn solder in Hybrid Compact Optoelectronic Module

Typical Analysis Sn Ag Cu Pb Sb Bi In As Fe Ni Cd Al Zn Au

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Specification Reflow soldering of SMD assemblies - Solder paste / lead-free

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D.

TECHNICAL INFORMATION. Low Voids Hi-performance NO-CLEAN SOLDER PASTE SE58 M955LV SS58 M955LV SSA58 M955LV

Gas Quenching With Air Products Rapid Gas Quenching Gas Mixture

History of Parylene. The Parylene Deposition Process

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Texture and Wettability of Metallic Lotus Leaves

Amorphous Si/Au wafer bonding P. H. Chen 1, C. L. Lin 1 and C. Y. Liu 1,2. National Central University, Jhong-Li, Taiwan, R. O. C.

CONTINUOUS SOLIDIFICATION SYSTEMS FOR CARBONRICH RESIDUES

TN1171 Technical note

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Gold to gold thermosonic bonding Characterization of bonding parameters

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

ALPHA OM-5100 FINE PITCH SOLDER PASTE

THERMAL MODELLING OF MULTI-FINGER ALGAN/GAN HEMT s. H. Oprins, J. Das, W. Ruythooren, R. Vandersmissen, B. Vandevelde, M. Germain

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Transcription:

Production-scale Flux-free Bump Reflow Using Electron Attachment C. Christine Dong, Richard E. Patrick, Gregory K. Arslanian, Tim Bao Kail Wathne, and Phillip Skeen Air Products and Chemicals, Inc., Allentown, PA 18195-1501, USA Sikama International, Inc., Santa Barbara, CA 93101-2314

Production-scale Flux-free Bump Reflow Using Electron Attachment C. Christine Dong 1*, Richard E. Patrick 1, Gregory K. Arslanian 1, Tim Bao 1 Kail Wathne 2, and Phillip Skeen 2 1 Air Products and Chemicals, Allentown, PA 18195-1501, USA 2 Sikama International, Inc., Santa Barbara, CA 93101-2314 *Email: DONGCC@airproducts.com ABSTRACT This paper introduces a recent work by a joint effort between Air Products and Sikama International on alpha trials of a production-scale furnace for flux-free wafer bump reflow based on electron attachment (EA). INTRODUCTION Packaging technology for electronics devices has advanced rapidly in recent years driven by feature size reduction, new materials developed, and increased demand on device functionality. The most fundamental among the advanced packaging technology is the use of wafer bumping and wafer-level chip scale packaging. In a wafer bumping process, fine-pitch electroplated solder bumps are formed over an entire silicon wafer on which integrated circuits have been built, the wafer is then reflowed at a temperature above the solder s melting point to complete metallic interconnection of the bumps with underneath metal pads and convert the bumps from a deposited shape into a ball shape. After the wafer bumping, the wafer is cut into individual chips, which then go through subsequent packaging processes. In the packed devices, the formed bumps serve as electrical, mechanical, and mounting connections. Current study is related to the last step of the wafer bumping process wafer bump reflow. One of the keys for successful wafer bump reflow is to remove the native oxide layer and prevent additional oxidation on the bump surface. Any oxide layer on the bump surface will act as a solid skin to constrain molten solder s flow, which in turn causes a non-qualified bump appearance and non-uniform bump shape across a wafer. This oxide elimination is becoming more critical and difficult as the bump size shrinks since the increased surface to volume ratio plus the enlarged surface curvature of the solder bump drives toward a more severe solder oxidation to minimize its surface energy. Currently, the most common approach is to coat the wafer with a flux and then reflow the wafer in a nitrogen environment. However, such flux-containing reflow process is quite messy since the decomposition of organic fluxes always leaves residues and generates volatiles, which invariably bring contaminants on the wafer and furnace wall. Therefore, a post cleaning of the reflowed wafer is always required. A frequent cleaning of furnace interior surfaces is also needed, causing high maintenance costs and a lot of equipment downtime. In addition, special safety precautions have to be taken for dealing with hazardous disposal of the flux residues and unhealthy exposure of the flux vapor. Besides the cost and inconvenience associated with the cleanings, the flux-containing process directly affects the quality of the reflowed wafer. For example, during reflow the flux can get into the molten solder and create voids inside the bumps, thus degrading mechanical and electrical properties of the solder joints in packed devices. As the pitch and bump sizes are continually decreasing, the need for process cleanliness increases. This has led to increased use of flux-free processing, which is mainly based on using a reactive gas to replace the organic flux for oxide removal. However, known flux-free technologies all have different problems or limitations. By using formic acid vapor, the process is not completely residue-free and has to be operated in a sealed system. Hydrogen-based flux-free process is clean and non-toxic, but high temperature ( 350 C) and pure hydrogen (flammable) must be applied to activate and hasten the oxide reduction. Plasma-activated hydrogen can make the oxide reduction efficient at low temperatures, but only vacuum plasma appears to be viable, resulting in a batch process. Current study is related to a novel flux-free technology based on electron attachment (EA), which can be operated at ambient pressure and normal solder reflow temperatures using non-flammable mixtures of hydrogen (<4 vol%) in nitrogen. The technology is invented by Air Products in recent years, which involves generating a large quantity of low-energy electrons. Some of the electrons can attach to hydrogen molecules, forming active species for oxide removal. The basic concept and the efficiency for oxide removal have been demonstrated in previous studies [1]. The EA-based technology is completely residue-free and has a potential to be widely used in the electronics packaging industry. This paper presents a recent work between Air Products and Sikama International on alpha trials of an EA-enabled prototype furnace for production-scale wafer bump reflow (Fig. 1). TRIAL RESULTS As shown in Figure 2, the EA-enabled furnace contains a roller-featured wafer transportation system, which

carries wafers through heating and cooling zones with a standard production speed. Before entering a reflow zone, wafers are exposed to EA-activated 4% H 2 in N 2 for removing solder oxides (Fig. 3). EA-based process can ensure a good bump uniformity across the width of a 12" moving wafer. In addition, the surfaces of the post-reflowed wafers are free of extra solder and foreign materials (Fig. 7). Figure 1: EA-enabled prototype furnace for production-scale wafer bump reflow Figure 4: Cross section of the IMC Figure 2: Roller-featured wafer transportation system a) Before reflow b) Reflow without EA Figure 3: Wafer entering an EA zone for oxide removal Various dummy wafers (8" and 12") without bump reflow were obtained from different customers and processed in the furnace to evaluate bump reflow quality. Figure 4 shows a cross section of a reflowed tin-based solder bump plated on nickel. The intermetallic compound (IMC) formation controlled by reflow time and temperature is quite acceptable. The effectiveness of EA on oxide removal has been clearly demonstrated in multiple trials. Figure 5 compares bump shapes of a lead-free solder on a wafer undergone different reflow processes. Before reflow, electroplated bumps are in a cylindrical shape (Fig. 5a). Without applying EA in the H 2 and N 2 mixture, reflowed bumps have a rough surface and uncompleted shape conversion (Fig. 5b). With applying EA, reflowed bumps have a smooth surface and spherical shape (Fig. 5c), even better than that of flux-reflowed bumps after cleaning (Fig. 5d). As shown in Figure 6, the b) Reflow with EA e) Reflow with flux Figure 5: Bump shape comparison Figure 6: Uniform bump shape by EA-based process

Figure 10: Bump shear failures and data Figure 7: Clean wafer surface after EA-based reflow Full dummy wafers reflowed in the EA-enabled furnace were also sent back to corresponding customers for standard quality inspections, such as checking bump shape, bump uniformity, shear strength, failure model, and bump voids. Results confirm that the wafers reflowed under the EA-based process indeed meet all specifications. Figures 8 and 9 represent results of automated optical inspection (AOI), which confirm acceptable bump heights (BH) and bump diameters (BD) across an 8" full wafer. Figure 10 shows that all shear failures are within solder bumps and shear strengths well exceed the criterion (> 2 g/mil 2 ). Figure 11 is an x-ray image of a die on a reflowed wafer, which demonstrates that the number of bump voids (green) is quite low and the size of a typical void is 3% of the bump area, which is much below the specified upper limit (8% of the bump area). Figure 8: BH distribution map and data Figure 9: BD distribution map and data Figure11: X-ray image of a die CONCLUSIONS Trial results demonstrate that dummy wafers reflowed in the EA-enabled production-scale furnace meet customer specifications. The EA-based technology offers the following benefits for wafer bump reflow: 1) enhanced bump reflow quality because the flux induced solder voids and wafer contaminations naturally disappear, 2) improved productivity by having in-line process capability, eliminating post wafer cleaning, and avoiding furnace down time cleaning, 3) reduced cost of ownership due to eliminated costs associated with cleaning equipment, solution, labor work, and flux, 4) improved safety by eliminating flux exposure and using a non-toxic and non-flammable gas mixture, and 5) no environmental issues by eliminating organic vapors, hazard residues, and CO 2 emission. REFERENCES [1] C. Christine Dong, Richard E. Patrick, Russell A. Siminski, and Tim Bao, Fluxless soldering in activated hydrogen atmosphere, Proceedings of CSTIC 2013, Shanghai, China, M11010ar. 15-17, 2016, VIIA 1520-1535.

tell me more Contact us today We welcome the opportunity to show you how our latest breakthrough electron attachment technology can benefit your electronics packaging application: Air Products 7201 Hamilton Boulevard Allentown, PA 18195-1501 T 800-654-4567 T 610-706-4730 F 800-272-4449 F 610-706-6890 gigmrktg@airproducts.com Air Products PLC Hersham Place Technology Park Molesey Road Walton-on-Thames Surrey K12 4RZ UK T +44 (0) 1270 614 314 apbulkuk@airproducts.com Air Products China 2F, No. 88 Building Lane 887, Zu Chongzhi Rd, Pudong, Shanghai T +86-21-38962000 Hotline 400-888-7662 Email: infochn@airproducts.com airproducts.com Air Products and Chemicals, Inc., 2017 (40434) 450-17-002-US