The 3D Silicon Leader

Similar documents
High performance and high reliability passives for miniature medical devices based upon Silicon technologies. Laurent Dubos INEMI May 2011

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform

The 3D Silicon Leader. Company Presentation. SMTA Houston, 14th March 2013

ASPICS IPD Companion for ISM Transceiver IC: RF front end part

RF System in Packages using Integrated Passive Devices

WIRE BOND CAPACITORS, RESISTORS & INTEGRATED PASSIVE COMPONENTS FOR CHIP & WIRE ASSEMBLY

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

WBSC Wire Bonding vertical Silicon Capacitor

ASPICS /5 IPD Companion for ISM Transceiver IC: Synthesis part

Low Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards

Narrowing the Gap between Packaging and System

Chips Face-up Panelization Approach For Fan-out Packaging

UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted

Close supply chain collaboration enables easy implementation of chip embedded power SiP

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Mobile Device Passive Integration from Wafer Process

Integration of Power-Supply Capacitors with Ultrahigh Density on Silicon Using Particulate Electrodes POWERSOC 2012

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Fraunhofer IZM. All Silicon System Integration Dresden Scope. M. Juergen Wolf

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

A LOW SERIES RESISTANCE, HIGH DENSITY, TRENCH CAPACITOR FOR HIGH-FREQUENCY APPLICATIONS

5. Packaging Technologies Trends

Die Thickness Effects in RF Front-End Module Stack-Die Assemblies

Next Generation High-Q Compact Size IPD Diplexer for RF Frond End SiP

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

Welcome to the KEMET Ceramic Capacitor Flex Crack Mitigation product training module. This module will review sources of stress in surface mount

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Embedded Passives..con0nued

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

TSV Interposer Process Flow with IME 300mm Facilities

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Passive component embedding in printed circuit boards for space applications

ATSC Automotive Grade Silicon Capacitors

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

New Component Technologies Enable More Robust and Reliable Power System Design

ewlb (embedded Wafer Level BGA) Technology: Next Generation 3D Packaging Solutions

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Innovative Substrate Technologies in the Era of IoTs

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

Fan-Out Packaging Technologies and Markets Jérôme Azémar

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Introducing KEMET Tantalum Low DC Leakage MnO2 Series. One WORLD One Brand One Strategy One Focus One Team One KEMET

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Roundtable 3DIC & TSV: Ready for HVM? European 3D TSV Summit

FOR SEMICONDUCTORS 2009 EDITION

Thales vision & needs in advanced packaging for high end applications

EE 434 Lecture 9. IC Fabrication Technology

JOINT INDUSTRY STANDARD

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Considerations for Embedding Passives and Actives in PCBs

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

IME Proprietary. EPRC 12 Project Proposal. 3D Embedded WLP. 15 th August 2012

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

Research Needs: Packaging June 25, 2018 Semiconductor Research Corp. (SRC) Research Triangle Park, NC 27703

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Cu electroplating in advanced packaging

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Maxim Integrated Global Failure Analysis (FA)

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

LTCC SYSTEMS and LTCC DESIGN RULES

Metal Composite Type Power Choke Coils

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

TGV and Integrated Electronics

28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)

Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures

Chapter 3 Silicon Device Fabrication Technology

2009 Technical Plan. TIG Chair: John Davignon T.C. / TIG Meeting Las Vegas, Nevada April 3, 2009

Next Gen Packaging & Integration Panel

Focus on Power: Advancements in Ceramic Capacitors. Topics. APEC 2011 Special Presentation MLCC Advancements in Ceramic Capacitors March 2011

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Fraunhofer IZM Bump Bonding and Electronic Packaging

Fan-out Wafer Level ewlb Technology as an Advanced System-in- Package Solution

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Making of a Chip Illustrations

Design and Assembly Process Implementation of 3D Components

Introduction of CSC Pastes

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Our customers' product lifecycle & Amkor Test Services Development Introduction Growth Maturity Decline

Henkel Adhesive Solutions for SiP Packaging. October 17-19, 2018 Shanghai, China

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

3DIC Integration with TSV Current Progress and Future Outlook

3D technologies for More Efficient Product Development

Passive components : 5 years failure analysis feedback From all markets

Customer Process Change Notification Form

FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking

Environmental Management and Materials Information

Electronic Costing & Technology Experts

Chapter 11: Passives: Discrete, Integrated, and Embedded. Johan Liu

Extending Etch and Deposition Capabilities for Implementation of 3D Packaging of MEMS in Volume Production

Evaluation of Cu Pillar Chemistries

Building an EcoSystem for User-friendly Design of Advanced System in Package (SiP) Solutions

Flexible Substrates for Smart Sensor Applications

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

PASSIVE COMPONENT EMBEDDING IN PRINTED CIRCUIT BOARDS FOR SPACE APPLICATIONS

Transcription:

The 3D Silicon Leader TSV technology embedding high density capacitors for advanced 3D packaging solutions IMAPS Device Packaging Conference 2014 Catherine Bunel 2014.03.12

Outline Introduction IPDiA s unique Capacitor technology TSV + passives Examples of 3D integration Performances Conclusion 2

Who are we?

Who are we? Independent Company located in Caen, Normandy, France Dedicated to manufacturing of leading edge Integrated Passive Devices Operating own Silicon wafer fab Strong R&D team and collaborations with leading research institutes 4

IPDiA: Turnkey Supplier One-Stop-Shop for the Integrated Passive Devices Pre-studies & Design Center Foundry Services Mid-end Services Assembly Services From your schematics, we design and manufacture High Quality Products 5

Industrial partner IPDIA manufactures Semiconductor based products and is organized to support High Tech companies ISO-9001 ISO-14001 ISO-TS16949 (Automotive) ISO-13485 (Medical) OHSAS-18001 RoHS compliant AEO (Authorised Economic Operator) 6

IPDiA s unique Capacitor technology

IPDiA s unique Capacitor Technology 8

Capacitor Integration Density Qualified for volume manufacturing 14/03/2014 9

3D structure Surface Gain Surface gain versus pillar depth and geometry Pillars depth (µm) 10

3D structure 2 parallelized capacitors in a MIMIM architecture in order to increase the capacitance value Simplified MIMIM architecture from the PICS3 Related schematic Middle electrode (in-situ doped Polysilicon1) Top electrode (in-situ doped Polysilicon2) Passivation layer (SiO 2 ) Bottom electrode (N++ area) Metal layers Polysilicon 1 (PS1) Polysilicon2 Dielectric2 Polysilicon1 Dielectric1 N++ Area Low Ohmic substrate P+, 20 Silicon mohm.cm substrate PS1 PS1 Dielectric 2 Dielectric 1 PS2 N++ Metal layers

3D structure Capacitor stack is based on highly engineered high-k materials X Z Y Z Y Z Y Z Y Z Y X Y-Z X X 23/04/10 Florent LALLEMAND 12

Performances Breakdown voltage > 10V Low leakage current <1nA/mm² Excellent temperature and voltage linearity < 100ppm/ K & < 100ppm/V Silicon capacitors and arrays are insensitive to operating temperatures between 65 C to 250 C Excellent matching < 2% High reliability > 10 yrs @ operating voltage @ 100 C FIT (Failure in Time) below 1 at 225 C Mechanical shock tests pass easily as well as thermal cycling tests (up to 3000 cycles in TMCL) Low ESR 14/03/2014 Florent LALLEMAND 13

Where are we? Low profile High reliability Medical implantables Non Magnetic High Temperature applications IC decoupling, Optical Networking, GaN based Power Amplifiers and DC/DC Converters Where Performiniaturization is required!!! 14

3D Capacitor Density Roadmap PICS4 500nF/mm² BV 11v PICS5 1µF/mm² BV 11v 250nF/mm² BV 11v PICS3 HV 100nF/mm² BV 30v PICS4 HV 200nF/mm² BV 30v 4µF/mm² BV 30v 20nF/mm² BV 50v 3µF/mm² BV 50v 5nF/mm² BV 150v 1.3nF/mm² BV 450v 700nF/mm² BV 100v 2009-2011 2012-2014 2015-2017 Production Qualification R&D Florent LALLEMAND 15

TSV + Passives IPDiA s approach

TSV + passives : 3D IC with TSV is a key innovation enabling miniaturized electronic systems Customers see benefit in performance,power and footprint but they don t want to pay more Niche Extanded lifetime Simplification Killer applications are with passives or sensors 17

Via last approach Copper inductors MIM Capacitor Barrier Isolation Polysilicon Resistor Copper High Density Capacitor High Ohmic Substrate NiAu UBM + CUSn Bumps 18 Passivation

TSV features Design Factors Value Silicon wafer resistivity 1 kώ-cm TSV depth 200µm TSV diameter 75µm TSV pitch 125µm Keep out area 15µm Silicon dioxide liner thickness 1.5µm 2 metal layers 1µm Al & 6µm Cu RDL Cu 3µm Vias filling Cu partial or complete filling passivation Epoxy based 9µm Under bump metallization NiAu electroless 5µm Solder bump diameter 70µm 19

TSV performances Designation Insulation breakdown voltage > 200v Serial resistivity per via < 10mOhms Serial inductor per via Via to via capacitance Insertion loss Coupling to substrate <100pH < 1pF 0.5dB @ 20GHz -12 db @20GHz 20

TSV + Passives Examples of application Florent LALLEMAND

TSV + passives : example 1 transceiver Crystal SAW IPD Benefits : Miniaturization thanks to the high capacitor density Performances Reliability Cost Module Size : 10mm * 7mm * 1,2mm Passives : High density capacitors for decoupling,rf MIM capacitors, resistors, matching network, band-pass filter. Active components on top of the IPD : Saw filter,microcrystal, RF transceiver Cu RDL,NiAu UBM, SnPb solder balls,soldering on PCB 22

TSV + passives : example 1 transceiver Crystal SAW IPD Status : First time right with a Yield of 65% ( yield loss root causes identified) Fully functional in the application Reliability tests passed successfully : Temperature cycling (TMCL) -40C <-> +125C, 10 cycles HTSL test (thermo shock) +150C, 24h 0 fails ESD : HBM 750V, MM 100V, CDM 400V 23

TSV + passives : example 2 Module Size : 6 mm * 10mm * 3 mm Passives : high density capacitors, MIM capacitors, High value resistances. Cu RDL,NiAu UBM Active components on top of the IPD : Amplifier, switches, smd, PICS Capacitors Molded in a package and soldered on PCB 24

TSV + passives : example 2 Benefits : Miniaturization thanks to the high integration ( High Voltage Capacitor 100nF/mm², High Stability Resistors 800kOhms/sq, highly integrated package, volume & weight reduction) Cost reduction of 40% Excellent matching < 2% for the passives High stability Reliability >10 yrs @ 15v,125 C EMPC 2013 : 3D TSV System in Package (SiP) for aerospace applications Safran, IPDiA 25

Electrical test Wafer probe test before TSV making TSV continuity thanks to dedicated structures XRay analysis Electrical test on final module 26

Conclusion IPDiA continues its commitment to provide 3D/TSV technology with IPD to optimize system integration solutions for best performances (speed/power,stability,reliability), lowest cost, and smallest form factor Feasability was demonstrated on several demonstrators Qualification under medical conditions and reliable manufacturability of IPDiA TSV technology was proven 2014-2015 will be the year of 3D!!! (SEMI European 3D TSV Summit) 27

Acknowledgments The authors would like to thank : Our Research partners from The members of for sponsoring this work included in the PRIIM project. 28

Thank you for attention!

30