ENS 06 Paris, France, December 2006

Similar documents
Visit

Electrical and Thermal Interface Conductance of Carbon Nanotubes Grown under Direct Current Bias Voltage

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film

This journal is The Royal Society of Chemistry S 1

Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EFFECT OF GROWTH TEMPERATURE ON THE CATALYST-FREE GROWTH OF LONG SILICON NANOWIRES USING RADIO FREQUENCY MAGNETRON SPUTTERING

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes

Fabrication Technology

Fabrication of Mg2Si pn-junction Photodiode with Shallow Mesa-structure and Ring Electrode

Synthesis of Thin Graphite Film by Microwave Surface-Wave Plasma Chemical Vapor Deposition

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013

Annealing Nano-to-Micro Contacts for Improved Contact Resistance

Anomaly of Film Porosity Dependence on Deposition Rate

Oligomer-Coated Carbon Nanotube Chemiresistive Sensors for Selective Detection of Nitroaromatic Explosives

Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2

Fe doped Magnetic Nanodiamonds made by Ion

Corrosion Protect DLC Coating on Steel and Hastelloy

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Preparation and Characterization of Micro-Crystalline Hydrogenated Silicon Carbide p-layers

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

350 C for 8 hours in argon atmosphere. Supplementary Figures. Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2.

Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

Journal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

Supporting Information

HiPIMS Deposition of Metal and Oxide Coatings

Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays

Synthesis of Multi Wall Carbon Nanotube (WCNT) over thin films of SiO 2 -Fe 2 O 3 deposited by Combustion Chemical Vapor Deposition

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

In-Situ Characterization During MOVPE Growth of III-Nitrides using Reflectrometry

STRUCTURE AND MORPHOLOGY OF INDIUM NITRIDE THIN FILMS GROWN BY PLASMA ASSISTED PLD: THE IMPACT OF NITROGEN FLOW AND SUBSTRATE TEMPERATURE

Development of Piezoelectric Nanocomposites for Energy Harvesting and Self-Sensing

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

MANUSCRIPT COVER PAGE

Study on Properties of Silicon Oxycarbide Thin Films Prepared by RF Magnetron Sputtering Tao Chen a, Maojin Dong, Jizhou Wang,Ling Zhang and Chen Li

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

In-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

VLSI Systems and Computer Architecture Lab

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

Process Flow in Cross Sections

High Current Density in µc-si PECVD Diodes for Low Temperature Applications

Available online at ScienceDirect. Materials Today: Proceedings 2 (2015 )

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Low temperature deposition of thin passivation layers by plasma ALD

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

A Novel Method for Low-Resistivity Metal-Interconnection by Using Metallic Functional Liquids and Catalytically Generated Hydrogen Atoms.

Radiation Tolerant Isolation Technology

The effect of radio-frequency sputtering power on the structural properties of Chromium thin films

EFFECTS OF MICROWAVE ABSORPTION ON LONG AND SHORT SINGLE-WALLED CARBON NANOTUBES AT 10-6 TORR

LOT. Contents. Introduction to Thin Film Technology. Chair of Surface and Materials Technology

Isolation of elements

Combinatorial RF Magnetron Sputtering for Rapid Materials Discovery: Methodology and Applications

Chang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:

Novel Solutions for ESD Sensitive Devices

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

N-PERT BACK JUNCTION SOLAR CELLS: AN OPTION FOR THE NEXT INDUSTRIAL TECHNOLOGY GENERATION?

Photonic Sintering of Silver for Roll-to-Roll Printed Electronics. Saad Ahmed, PhD Manager-Engineering

Microstructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods

Application of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique

3.46 OPTICAL AND OPTOELECTRONIC MATERIALS

Simple method for formation of nanometer scale holes in membranes. E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720

InGaN quantum dot based LED for white light emitting

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies

CREOL, The College of Optics & Photonics, University of Central Florida

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Substrate surface effect on the structure of cubic BN thin films from synchrotron-based X-ray diffraction and reflection

VLSI Technology. By: Ajay Kumar Gautam

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

NanoSystemsEngineering: NanoNose Final Status, March 2011

Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Multiphoton lithography based 3D micro/nano printing Dr Qin Hu

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

16.2 Scanning Infrared Spectrometers

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Semiconductor Technology

200mm Next Generation MEMS Technology update. Florent Ducrot

Fraunhofer IZM Berlin

Plasma surface modification of TiO 2 photocatalysts for improvement of catalytic efficiency

The most important parameters determining the performance of a cutting blade are:

Surface Analysis of Electrochromic Switchable Mirror Glass Based on Magnesium-Nickel Thin Film in Accelerated Degradation Test

SiC nanorods prepared from SiO and activated carbon

Growth of SiC thin films on graphite for oxidation-protective coating

Etching Mask Properties of Diamond-Like Carbon Films

Hitachi Anisotropic Conductive Film ANISOLM AC-8955YW. Issued 2007/03/30

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Diamond Based-Materials: Synthesis, Characterization and Applications

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,

Transcription:

CARBON NANOTUBE ARRAY VIAS FOR INTERCONNECT APPLICATIONS Jyh-Hua ng 1, Ching-Chieh Chiu 2, Fuang-Yuan Huang 2 1 National Nano Device Laboratories, No.26, Prosperity Road I, Science-Based Industrial Park, Hsinchu 3, iwan, R.O.C. Phone / FAX: +886-3-57261 ext.772 / +886-3-571343 E-mail: jting@mail.ndl.org.tw 2 Department of Mechanical Engineering, National Central University, Jung-li City, oyuan 32, iwan, R.O.C. ABSTRACT The material and electrical properties of the CNT single vias and array vias grown by microwave plasma-enhanced chemical vapor deposition were investigated. The diameters of multiwall carbon nanotubes (MWNTs grown on the bottom electrode of decrease with increasing pretreatment power and substrate temperature while the effects of the growth power and methane flow ratio are insignificant The decrease of CNT diameters leads to the decrease of the CNT via diode devices. The increase of growth power enhances the CNT graphitization degree and thue the conductivity of CNT via diode devices. In the same via region, the MWNT diode resistances of the array vias are lower than those of the single vias. The MWNT diode resistances on the bottom electrode of titanium are lower than those on the bottom electrode of tantalum. It may be attributed to the smaller tube diameters on the bottom electrode of and the work function difference between and films with respect to the work function of CNTs. 1. INTRODUCTION The interconnect in an integrated circuit (IC distributes clock and other signals as well as provides power or ground to various circuits on a chip. The International Technology Roadmap for Semiconductors (ITRS emphasizes the high speed transmission needs of the chip as the driver for future interconnect development. In general, the challenges in interconnect technology arise from both material requirements and difficulties in processing. The susceptibility of common interconnect metals to electromigration at high current densities (> 1 6 A/cm 2 is a problem. On the processing side, current technology relies on three steps: dry etching to create the trenches/vias, deposition to fill metal plugs, and planarization. Aspect ratio dependent etching as well as plasma damage, cleaning, and void-free filling of high aspect ratio features are all difficult tasks. Innovative material and processing solutions are critical to sustain the growth curve according to ITRS. Due to their high current carrying capability, high thermal conductivity, and reliability, multiwall carbon nanotubes (MWNTs have recently been proposed as a possible replacement for metal interconnects [1, 2]. In 213, the ITRS predicts a current density of 3.3 X 1 6 A/cm 2, a value which, to date, can only be supported by carbon nanotubes (CNTs, where current densities of 1 9 A/cm 2 in nanotubes without heat sinks have been reported. Although CNT array was compared to copper interconnect by modeling, the electrical characterization of the CNT array vias has not been implemented [3]. The purpose of this study is to investigate the electrical properties of the CNT single vias and array vias grown by microwave plasma-enhanced chemical vapor deposition (MPCVD. 2. EXPERIMENTAL METHOD Four sets of experiments for the pretreatment power (P P, growth power (P G, the substrate temperature (T, and methane flow ratio [CH 4 /(H 2 + CH 4 ], were conducted for CNT growth, as shown in table I. With a total flow rate of 1 SCCM [H 2 or H 2 + CH 4 ], the total pressure in the chamber was kept constant at 3999 Pa. The pretreatment and deposition times were set to be 5 and 15 minutes, respectively. Figure 1 depicts the cross section of the CNT diode structure. Two bottom electrodes of titanium ( and tantalum ( were adopted to examine their effects on the CNT diode resistances. For comparison, single via and array vias were designed in the same via region. and single vias correspond to.35 µm 6x6 and 4x4 array vias. Figure 2 shows the SEM images of the via patterns. Renishaw 2 system was utilized to obtain the Raman spectra of the CNT films. Based on the Nd-YAG laser source of 5 mw power, 532 nm-wavelength laser pulses were generated with the resolution of 1 ~ 5 cm -1. For carbon materials, the characteristic wave at the wave number of 159 cm -1 represents the sp 2 -bonding graphite

crystal layer (G band, while the wave peak at the wave number of 135 cm -1 symbolizes the sp 3 -bonding defective structure (D band. The G band and the D band correspond to the conducting and the insulating structures, respectively. Using the lowest intensity count between these two peaks as the reference point, the relevant structure intensities (, I D were obtained by integrating the curve along the wave number. The intensity ratio of /(I D + signifies the degree of graphitization of CNTs. Therefore, the degree of graphitization is an indicator of electrical conductivity of CNTs. The higher the /(I D + value is, the higher the degree of graphitization and thus the electrical conductivity of the CNTs are. 3. RESULTS AND DISCUSSION With the lithographic and etching processes, the interconnect vias were patterned for CNT growth on the bottom electrode, as shown in figure 2. At the conditions of P P = 12 W, P G = 8 W, T = 6 o C, the smooth Ni film was transformed into discrete islands by hydrogen pretreatment. After methane of 3% flow ratio was introduced into the chamber for 15 minutes, well aligned CNTs in vias were synthesized, as presented in figure 3. The alignment is primarily induced by the electrical self-bias imposed on the substrate surface from the microwave plasma. Field-emission scanning electron microscopy (FESEM was employed to inspect the morphology of Ni layer after hydrogen pretreatment and CNT films as well as measure the CNT diameters. The diameters of the CNTs range from about 32 to 4 nm, which basically conform the nanoparticle dimensions. The intensity ratio of /(I D +, was determined to be.445 from the corresponding Raman spectrum. The top electrodes were deposited through sputtering method by applying the shadow mask on the CNT-grown substrates. Consequently, the CNT via diode devices were fabricated for the current (I-voltage (V electrical measurements. Following similar procedures, the CNT diameters, graphitization indices, and the I-V characteristics of the vias were obtained for other process conditions on and metal electrodes, respectively. ble II indicates that the diameters of MWNTs grown on the bottom electrode of decrease with increasing pretreatment power. It is caused from the smaller Ni nanoparticles produced by higher hydrogen pretreatment power. The corresponding Raman spectra are illustrated in figure 4(a. Both D band (sp 3 -bonding defective structure and G band (sp 2 -bonding graphite crystal layer are indicated at the characteristic wave numbers of 135 cm -1 and 159 cm -1, respectively. Figure 4(b denotes that the effect of the pretreatment power on the CNT graphitization is negligible. It implies that the pretreatment power can only affect the nanoparticle dimensions and hence the CNT diameters. Figures 5 (a and (b present the current-voltage (I-V characteristics of the CNT diodes of vias on the bottom electrodes of and, respectively. Based on the linear attributes of the I-V curves, the resistances of the CNT diodes were calculated by the Ohm s law. These resistances result from the CNT resistances themselves and the contact resistances between CNTs and the metal electrodes. It is found that the CNT diode resistance decreases with the preatment power, as shown for.35 µm single via in figure 6. It is inferred that the decrease of the CNT diode resistance arises from the decrease of the CNT diameters. ble III indicates that the diameters of MWNTs grown on the bottom electrode of decrease with increasing substrate temperature while the effects of the growth power and methane flow ratio are insignificant. Figures 7 (a and (b reveal that the graphitization degree of MWNTs increases with growth plasma power and substrate temperature, respectively. Higher microwave power and thermal energy decompose the CH 4 gas efficiently and create a carbon-rich environment in the hydrocarbon-based plasma. This favors the formation of sp 2 -like graphitic structures and hence leads to a better graphitization degree of CNTs. MWNT graphitization increases with methane flow ratio and begins to drop at the methane flow ratio of 3%, as shown in figure 7(c. It is inferred that the CH 4 flow ratio of less than 3% can not provide sufficient carbon feedstock for CNT growth. However, oversupply of methane (3% produces a hydrogen-rich condition which is unfavorable to CNT formation. This is likely because the sp 2 carbons are attacked by hydrogen radicals and become sp 3 structures. The diameters of MWNTs grown on bottom electrode are a little larger than those on bottom electrode. This is attributed to the surface energy difference between and with respect to the catalytic film of nickel. At the conditions of P P =12 W, P G =12 W, T=6 o C, and methane flow ratio of 3%, the diameters have the largest discrepancy, as shown in ble IV. Figures 8 and 9 represent the variations of the CNT diode resistances of single via and array vias for 3.85x 2 and 2.45x2.45 µm 2 via regions, respectively. The square and circle

symbols correspond to the CNT diodes with and bottom electrodes, respectively. The dashed and solid lines represent single via and array vias. Both figures have the same trends. The diode resistance of MWNTs in both single and array vias decreases with increasing MWNT graphitization degree. In the same via region, the MWNT diode resistances of the array vias are lower than those of the single vias. This can be ascribed to less tube tube junctions and thus lower electrical resistance in the array vias [4]. The MWNT diode resistances on the bottom electrode of are lower than those on the bottom electrode of. It may be attributed to the smaller tube diameters on the bottom electrode of and the work function difference between and films with respect to the work function of CNTs. The vias can be considered as 16.35 µm single vias connected in parallel, i.e. R vias (actual = R.35 µm single via /16 (Caclulated. The great consistency between the measured CNT diode resistances of 4x4 array vias and the calculated ones from the single via is illustrated in figure 1. It confirms the concept of CNT array vias. REFEERNCES [1] J. Li, Q. Ye, A. Cassell, H. T. Ng, R. Stevens, J. Han, and M. Meyyappan, Bottom-up approach for carbon nanotube interconnects, Appl. Phys. Lett. 82(15 (23 pp.2491-2493. [2] B. Q. Wei, R. Vajtai, and P. M. Ajayan, Reliability and current carrying capacity of carbon nanotubes, Appl. Phys. Lett. 79(8 (21 pp.1172-1174. [3] N. Srivastava, K. Banerjee, A comparative scaling analysis of metallic and carbon nanotube interconnections for nanometer scale VLSI technologies, Proc. of the 21 th International VLSI Multilevel Interconnect Conference (VMIC (24 pp.393-398. [4] D. J. Yang, S. G. Wang, Q. Zhang, P. J. Sellin, G. Chen, Thermal and electrical transport in multi-walled carbon nanotubes, Physics Letters A 329 (24 pp.27-213. ble I Process parameters of CNTs grown by MPCVD P P (watts P G (watts Temp. ( o C [CH 4 /(H 2 + CH 4 ] (% 8 8 6 3 1 8 6 3 12 8 6 3 12 8 6 3 12 1 6 3 12 12 6 3 12 8 55 3 12 8 6 3 12 8 65 3 12 8 6 2 12 8 6 3 12 8 6 4 ble II Variation of MWNT diameters (D with pretreatment plasma power on the bottom electrode of (P G =8 W, T=6, CH 4 flow ratio=3% P P (W 8 1 12 D Range 36-47 33-5 32-4 D Average 42.7 39.7 36 ble III Variation of MWNT diameters (D with substrate temperature on the bottom electrode of (P P =12 W, P G =8 W, CH 4 flow ratio=3% T ( o C 55 6 65 D Range 45-59 32-4 19-28 D Average 52.5 36 23.7 ble IV Difference of MWNT diameters (D between bottom electrodes and (P P =12 W, P G =12 W, T=6 o C, CH 4 flow ratio=3% Bottom electrode D Range 24-32 32-4 D Average 28.1 36 Single Via Array Vias 3 nm or 5 nm SiO 2 7 nm Ni 1 nm Si 3 N 4 Bulk Si Figure 1 Cross section of the CNT diode structure

(a 3.85x 2 (b 2.45x 2 via regions Current (A 2.x1-3 1.x1-3. -1.x1-3 8 W 1 W 12 W (c.35 µm single via Figure 2 SEM images of single-via and array-via patterns (a (b 6x6 array (c (d 4x4 array Figure 3 SEM images of MWNTs grown in the vias by MPCVD Current (A -2.x1-3 -.6 -.4 -.2..2.4.6 (a bottom electrode 3.x1-3 8 W 2.x1-3 1 W 12 W 1.x1-3. -1.x1-3 -2.x1-3 -3.x1-3 Voltage (V Intensity (a.u. 2 18 16 14 8 W 1 W 12 W (b bottom electrode Figure 5 I-V characteristics of CNT diodes of.35 µm 6x6 array vias (P G =8 W, 6 o C, 3% 6k 5k -.6 -.4 -.2..2.4.6 53 Voltage (V.35 µm 12 12 13 14 15 16 17 Raman shift (cm -1 (a Raman spectra 4k 3k 2k 1k 72 379 /(.5.48.46.44.42.4 (b Intensity ratio of CNT graphitization Figure 4 Variation of MWNT graphitization with pretreatment power (P G =8 W, 6 o C, 3% 16.k 14.k 12.k 1.k 8.k 6.k 4.k 2.k (a bottom electrode 157.35 µm (b bottom electrode Figure 6 Variation of the CNT diode resistance with the preatment power, for.35 µm single via (P G =8 W, 6 o C, 3% 52 34

/(.43.425.42.415.41 Resistance (O 2.5k 2.k 1.5k 1.k 5..45.4 (a Growth plasma power. (a Pretreatment power /(.54.52.5.48.46.44.42 Resistance (O 4 35 3 25 2 15.4 54 56 58 6 62 64 66 Substrate temperature ( C 1 (b Substrate temperature (b Growth power /(.46.44.42.4.38 1 8 6 4 2.36 2 25 3 35 4 CH 4 flow ratio (% (c Methane flow ratio 54 56 58 6 62 64 66 Substrate temperature ( C (c Substrate temperature Figure 7 Dependence of CNT graphitization on the process paramenters 12 1 8 6 4 2 2 25 3 35 4 CH 4 flow ratio (% (d Methane flow ratio Figure 8 Diode resistance of MWNTs in the same via region ( with bottom electrodes of and

5k 4k 3k 2k 1k 3.k 2.5k 2.k 1.5k 1.k 5.. 2 25 3 35 4 CH 4 flow ratio (a Pretreatment power (d Methane flow ratio 35 3 25 2 15 1 12 1 8 6 4 2 (b Growth power Figure 9 Diode resistance of MWNTs in the same via region ( with bottom electrodes of and (Concluded 5k 4k 3k 2k 1k.35 µm (Actual (Calculated Figure 1 The CNT diode resistances of 4x4 array vias and the calculated ones from.35 µm single via 54 56 58 6 62 64 66 Substrate temperature ( o C (c Substrate temperature Figure 9 Diode resistance of MWNTs in the same via region ( with bottom electrodes of and