Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA

Similar documents
Highly Reliable Flip-Chip-on-Flex Package Using Multilayered Anisotropic Conductive Film

Self-Organized Interconnection Process Using Solderable ACA (Anisotropic Conductive Adhesive)

Study of anisotropic conductive adhesive joint behavior under 3-point bending

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

Effects of Silver Coating Covered with Copper Filler on Electrical Resistivity of Electrically Conductive Adhesives

Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

ONE of the aspects of the continuous miniaturization in

Dynamic strength of anisotropic conductive joints in flip chip on glass and flip chip on flex packages

Anisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications

Post-CMP Cleaning: Interaction between Particles and Surfaces

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Y.C. Chan *, D.Y. Luk

Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging

PARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies

Optimization of Material and Process for Fine Pitch LVSoP Technology

Hitachi Anisotropic Conductive Film ANISOLM AC-8955YW. Issued 2007/03/30

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads

New Technology for High-Density LSI Mounting in Consumer Products

Recent Advances in Die Attach Film

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Chips Face-up Panelization Approach For Fan-out Packaging

Selection and Application of Board Level Underfill Materials

Enhanced Thermal Conductivity of Polyimide Films via a Hybrid of Micro- and Nano-Sized Boron Nitride

Controlling the Microstructures from the Gold-Tin Reaction

Hitachi Anisotropic Conductive Film ANISOLM AC-7106U

Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes

Assembly of planar array components using anisotropic conducting adhesives: a benchmark study. Part I - experiment

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Challenges for Embedded Device Technologies for Package Level Integration

Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Low contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Arch. Metall. Mater. 62 (2017), 2B,

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Evaluation of the Surface of Nitinol after MR Polishing Process

Atmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.

IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 32, NO. 1, FEBRUARY /$ IEEE

Development of Anisotropic Conductive Film for Narrow Pitch Circuits

TSV Interposer Process Flow with IME 300mm Facilities

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Low Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

Soft-lithography for Preparing Patterned Liquid Crystal Orientations

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part I: Optimization of the curing conditions

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Aging Treatment Characteristics of Shear Strength in Micro Solder Bump

IBM Research Report. Yoon-Chul Sohn, Jin Yu KAIST 373-1, Guseong-Dong, Yuseong-Gu Daejeon Korea

Mobile Device Passive Integration from Wafer Process

Whisker free tin Jan Feb 2012-stripped:Metal Tech Speaking Template USE THIS.qxd 2/24/ :07 AM Page 1

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Kyoung-Soon Bok, Woo-Suk Choi, and Chul-Lae Cho Samsung Techwin co., LTD. 14 Nongseo-Ri, Kiheung-Eub, Youngin-Si, Kyoungki-Do, , Korea

An Innovative High Throughput Thermal Compression Bonding Process

Micro-tube insertion into aluminum pads: Simulation and experimental validations

KGC SCIENTIFIC Making of a Chip

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

3D-WLCSP Package Technology: Processing and Reliability Characterization

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design

Flip chip bumping technology Status and update

' Department of Electronic Engineering

Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7)

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

Microelectronics Reliability

IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY

Arch. Metall. Mater. 62 (2017), 2B,

Analysis of plating grain size effect on whisker

Innovative Substrate Technologies in the Era of IoTs

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers

Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules

2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization

Surface Micromachining

Etching Mask Properties of Diamond-Like Carbon Films

Comparative Study of NiNiP Leadframes from Different Processes

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Silicon Interposer with Embedded Microfluidic Cooling for High-Performance Computing Systems

Innovative MID Plating Solutions

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

DuPont MX5000 Series

Evaluation of Cu Pillar Chemistries

Note Flexible Four-in-one Micro Sensor for Reliability and 100-hour Durability Testing

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Effects of Pd Addition on Au Stud Bumps/Al Pads Interfacial Reactions and Bond Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Transcription:

Materials Transactions, Vol. 49, No. 9 (2008) pp. 2100 to 2106 #2008 The Japan Institute of Metals Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA Sang-Mok Lee, Byeung-Gee Kim and Young-Ho Kim* Division of Materials Science & Engineering, Hanyang University, 17 Haengdang-dong, Seongdong-gu, Seoul, 133-791, Korea Chip-on-glass (COG) bonding using a nonconductive adhesive (NCA) and the entrapment of NCA and fillers in the COG joints were studied. Sn was used as a bump material because it has a higher propensity of plastic deformation than an Au bump. Three types of Sn bumps were fabricated, electroplated Sn bumps, reflowed Sn bumps, and coined Sn bumps. Three types of NCAs were applied during COG bonding. The reflowed bump had the least amount of trapped NCA with fillers among the bumps studied. The NCA with the lowest viscosity was trapped the least compared to the other NCAs. The electrical test results showed that contact resistance increased with increasing amounts of trapped NCA with fillers in the COG joint. [doi:10.2320/matertrans.mra2008071] (Received February 27, 2008; Accepted June 3, 2008; Published July 30, 2008) Keywords: tin bump, nonconductive adhesive, chip on glass, electro plating, flip chip 1. Introduction Chip on glass (COG) bonding is widely used in liquid crystal display (LCD) driver integrated circuit (IC) packaging. 1,2) In COG technology, the driver IC is directly mounted on the LCD module by the flip chip method. COG technology offers both the thinnest packaging options and the smallest packaging area. COG technology also features several other advantages, such as improvements in multipin capability and in electrical properties. Furthermore, COG technology permits high density substrate bonding over short distances and is, therefore, suitable for packaging high speed and high performance devices. 3) COG bonding with a fine pitch of 30 mm has been successful. 4,5) The most common COG bonding technology is based on an anisotropic conductive film (ACF). 6 8) The principle of COG bonding using ACF is that the electrical connections are established through conductive particles and the mechanical interconnections are maintained by the adhesive. 6) The advantage of ACF technology compared with soldering is flexibility, the capability to produce fine pitch interconnections, lead-free bonding, cheaper manufacturing, and processing at lower temperatures. 9,10) When the COG bonding technology using ACF is applied to mount a fine pitch (< 50 mm) LCD driver IC, an electrical short is sometimes generated between the adjacent bumps due to the electrical bridging by conductive particle agglomeration between the bumps. 7) Because of this, contact resistances either increase or the interconnect will be prone to opening due to the reduction in pitch and contact size. 11) COG bonding technology using NCAs has been recently reported. 4,5,12,13) The bonding method using an NCA has various advantages by facilitating fine pitch bonding, reducing manufacturing costs, and achieving superior electric properties by a reduced contact resistance between the metal bump and the electrode pad. Instead of relying on the mediate connection of conductive particles squeezed between the bump and electrode pads, this process realizes direct electrical contact and thereby increases the contact area, which then reduces the contact resistance. In this *Corresponding author, E-mail: kimyh@hanyang.ac.kr bonding method, the bonding process can be performed at a relatively low temperature in a simplified manner since it can be performed at the adhesive s curing temperature. 13,14) Conventionally, electro-less Au/Ni bumps, electroplated gold bumps, and polymer based composite-bumps are used as the bump material. 12,15 17) Sn bumps have a lower hardness and higher plastic deformation capability than an Au bump. Several articles have been devoted to the study of COG technology using Sn bumps. 4,5,13) Since the metal bumps are in direct contact with the pads on the glass substrate in this particular NCA technology, a trapping phenomenon may occur in which a part of the NCA remains between the bump and the pad. 18,19) The trapped NCA may induce an increase in the contact resistance between the bump and the metal electrode and in the worst case, cause a open circuit. Therefore, it is important to reduce the amount of trapped NCA. In this paper, we investigate the effects of the Sn bump types and NCA on overall NCA trapping. We used large size bumps (100 mm 100 mm) to measure the amount of NCA trapping more precisely. Three different types of Sn bumps were fabricated; electroplated Sn bumps, reflowed Sn bumps, and coined Sn bumps after electroplating. The electrical properties of the COG joints fabricated using reflowed Sn bumps and NCAs are also presented. 2. Experimental Procedure Ti (50 nm), Cu (1 mm), and Au (50 nm) thin films were deposited sequentially on an oxidized Si wafer using a DC magnetron sputtering system as under bump metallization (UBM) and interconnection lines. The metal patterns on the chip were fabricated through a photolithographic process and wet chemical etching methods. Three types of Sn bumps were made on the UBM pads. The 20 mm thick electroplated Sn bumps were fabricated by electroplating. The coined Sn bumps were fabricated by flattening the electroplated bumps using a thermo-compression bonder. The reflowed Sn bumps were formed by reflowing the electroplated bumps at 270 C for 20 sec in the forming gas (95 vol%n 2 + 5 vol%h 2 ) using a rapid thermal annealing system.

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA 2101 Table 1 The characteristics of NCA materials. Viscosity CTE T g Filler type NCA (cp) (ppm/ C) ( C) 1 2 NCA-A Silica 17,000 TM: 5 rpm 36 90 42 NCA-B Silica 180,000 TM: 10 rpm 55 105 NCA-C Fluoropolymer 8,500 TM: 5 rpm 98 174 31 TM: Test method Fig. 2 Schematic illustration of the sample fabrication process for trapping observations of the NCAs. (a) Flip chip bonding, (b) after PR stripping, and (c) NCA trapping observation after Ti etching. the glass substrates by dissolving the PR. Then the Ti layer on the Sn bump was removed by wet chemical etching in 5% HF. Figure 2 contains a schematic diagram of the NCA trapping experiment. NCA and filler trapping was observed using a back-scattered electron (BSE) image. A quantitative analysis of NCA trapping was done using an image analyzer. For the contact resistance study, a Ti (50 nm), Cu (1 mm), and Au (50 nm) layer was inserted between the Indium Tin Oxide (ITO) and glass to reduce the interconnect resistance. The bonding was preformed between the Sn bump on the Si chip and ITO on glass. The contact resistance of an individual joint was measured using the four-point probe method. The details of the four point probe method have been described previously. 20) 3. Results Fig. 1 An illustration of the COG bonding using reflowed Sn bumps and NCA. (a) Formation of electroplated Sn bumps. (b) Reflowing of electroplated Sn bumps. (c) NCA dispensing and placement of substrates. (d) Deformation of the Sn bumps during the bonding and curing of NCA. COG bonding was performed at 150 C under 100 MPa using a thermo-compression bonder after NCA was dispensed over the Sn bumps on the Si chip. Three different NCAs were used and their properties are summarized in Table 1. The holding time at 150 C was 45 sec for NCA-A and 15 sec for NCA-B and NCA-C. Figure 1 shows one example of the bonding process with reflowed Sn bumps. Two types of metallization were formed on the glass substrate (Corning Ò 1731 glass). For the NCA trapping study, the photoresist (PR) (6 mm) and Ti (50 nm) were deposited on the glass substrates. Then a simulated bonding was performed using Sn bumps on Si chip and Ti/PR/glass substrates. After bonding the Sn bumps were separated from 3.1 Bump formation The secondary electron (SE) images of three types of Sn bumps are shown in Fig. 3. Sn bumps were well formed in an area array pattern and there was no bridging between the neighboring bumps. Figure 4 shows magnified images depicting each Sn bump. Also, the Top view images of the Sn bumps are presented in Fig. 5. Figure 6 contains enlarged images of Fig. 5. The morphology of the electroplated Sn bumps can be seen in Figs. 4(a), 5(a), and 6(a). Average height of the electroplated Sn bumps was about 20 mm. The surface of the electroplated bumps was relatively rough. Figures 4(b), 5(b), and 6(b) show the morphology of the coined Sn bumps. The average height of the coined Sn bumps decreased from 20 mm to 16 mm after coining. The surface of the coined Sn bumps was smoother than the electroplated Sn bump. Figures 4(c), 5(c), and 6(c) show the morphology of the reflowed Sn bumps. After reflowing, the peak height of the reflowed Sn bumps was about 40 mm since semi-spheroid bumps were formed to

2102 S.-M. Lee, B.-G. Kim and Y.-H. Kim Fig. 3 SE images showing 3 types Sn bumps, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. Fig. 4 SE images showing an enlarged micrograph of Fig. 3, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. reduce the surface energy. The reflowed bumps have the smoothest surface among the bumps fabricated in this experiment. Top view SE images in Fig. 5 show the size of a Sn bump. The size of the electroplated Sn bumps and reflowed Sn bumps was about 100 mm 100 mm square. And the size of coined Sn bumps increased to about 110 mm 110 mm square because the Sn bumps were squeezed during the coining process. 3.2 NCA trapping After bonding at 150 C between Sn bumps and the Ti/ PR/glass substrate, the Sn bumps were separated from the substrates by removing the PR and Ti layer. The BSE images of the bump surfaces and trapped NCA and fillers are shown in Figs. 7, 8, and 9. Compared with Fig. 5, the overall size of the bumps in Figs. 7, 8, and 9 was increased after bonding due to excessive plastic deformation of the Sn bumps. Trapped NCA with fillers was clearly seen in the BSE images. In the BSE images, the Sn phase appeared to be lighter than the NCA since the BSE signal increased with the concentration of the heavier element. 11) Thus the bright region represents the Sn bump surface and the dark region represents the NCA and fillers. It is obvious that the reflowed bumps have the lowest amount of trapped NCA with fillers amongst the three bump types. Figure 10 represents a typical example which shows the filler and

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA 2103 Fig. 5 SE images showing top view of three types of Sn bumps before bonding, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. NCA trapped in the Sn interface. Bonding was made using reflowed bumps and NCA-A. Spherical silica fillers embedded on the Sn bump surface are clearly seen. If the fillers are embedded in the Sn interface, a gap between the fillers and the Sn bump will be formed and NCA may flow into the gap more easily. A quantitative analysis of the amount of trapped NCA with fillers was carried out using an image analyzer and the results are given in Fig. 11. The trapped amount of NCA and fillers was calculated as a ratio of the area of trapped NCA with fillers to the whole area of the Sn surface. The reflowed bump specimens had the lowest amount of trapped NCA with fillers Fig. 6 SE images showing an enlarged micrograph of Fig. 5. (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. amongst the three types of fabricated bumps studied in this experiment. The trapped amount of NCA and fillers in the reflowed bumps was below 8% in all specimens regardless of NCA type. The NCA and filler trapping in the coined bump specimens was less than that of the electroplated bump specimens. The amount of trapped with fillers in the NCA-C was the lowest of all specimens, regardless of bump types. 3.3 Contact resistance Since NCA and filler trapping was lowest in the reflowed bumps, COG bonding was performed between the reflowed Sn bumps on the Si wafer and the ITO/Au/Cu/Ti glass substrate using three different NCAs. The electrical measure-

2104 S.-M. Lee, B.-G. Kim and Y.-H. Kim Fig. 7 BSE images showing the bumps surface after bonding using NCA-A, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. Fig. 8 BSE images showing the bumps surface after bonding using NCA-B, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. Fig. 9 BSE images showing the bumps surface after bonding using NCA-C, (a) electroplated Sn bump, (b) coined Sn bump, and (c) reflowed Sn bump. Fig. 10 A typical example showing trapped NCA with filler in the Sn interface. Bonding was achieved with reflowed bumps and NCA-A. (a) SE image, (b) BSE image.

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA 2105 Fig. 11 Average quantity analysis of % NCA and fillers trapped between the chip and glass substrate according to different types of Sn bumps. Fig. 13 SE image showing the cross section of a COG joint using NCA-A. (NCA with filler was locally trapped in the bump.) Fig. 12 SE image showing the cross section of a COG joint using NCA-A. (No NCA was trapped in the bump.) ments showed that the average contact resistance of each joint was 28 m for NCA-A, 19 m for NCA-B, and 15 m for NCA-C. Not one joint failed electrically. The cross sectional SE images of the COG joints between the reflowed Sn bumps and glass substrates are shown in Figs. 12 and 13. The UBM on the Si wafer, deformed Sn bumps and interconnection layers on glass substrates are clearly seen in Figs. 12 and 13. Sn bumps and ITO pads are in direct contact in the magnified images showing the Sn/ITO interfaces. These images demonstrated that the Si chip and glass substrate were successfully bonded through the deformation of Sn bumps. After bonding, the height of the reflowed Sn bump was reduced from 40 mm to 17 mm. Heavy deformation of reflowed Sn bumps was clearly seen and a contact was successfully made between the Sn bump and the ITO/Au/Cu/Ti on the glass substrate. Sometimes, it was observed that the NCA and fillers were only trapped locally. An example is shown in Fig. 13. NCA and fillers were trapped at the bump/ito interface. A spherical segment of filler was trapped in the Sn bump and the NCA remained between the ITO and filler. The direct contact between the Sn bump and ITO failed in the region where the NCA was trapped. Contact resistance values of the COG joint are plotted with respect to the amount of trapped NCA and fillers in Fig. 14. The relationship between contact resistance values and the NCA and filler trapping amount is clearly visible. Contact resistance of the COG joints increased with the amount of trapped NCA and fillers. 4. Discussion Our results showed that Sn bumps and ITO pads were joined successfully through the deformation of Sn bumps during bonding. The contact resistance of COG joints using reflowed bumps was very low in all specimens. Sn bumps were easily deformed and Sn bump deformation can compensate for bump height variations. 13)

2106 S.-M. Lee, B.-G. Kim and Y.-H. Kim the spherical bumps squeezed out the NCA during bonding. The lowest viscosity NCA was trapped less than the other NCAs. The contact resistance of the COG joints formed with reflowed Sn bumps was very low regardless of NCA type. The contact resistance of the COG joints was closely related to NCA trapping. Acknowledgements Fig. 14 Relationship between trapped amount of NCA and fillers and contact resistance. The surface roughness of Sn bumps influenced the NCA and filler trapping. The coining process deformed the Sn bump surface and decreased the surface roughness. 21) A lower amount of NCA and filler trapping was observed during bonding with a smoother surface, as seen in Fig. 11. The amount of trapped NCA and fillers was lowest in the reflowed bump. A semi-spherical bump initiated point contact with the substrate during bonding. Further pressuring increased the contact area due to the deformation of the Sn bump and NCA was squeezed out from the Sn bump (See Fig. 1(d)). The bump shape was more effective to reduce the NCA and filler trapping than surface roughness of bumps since the reflowed bumps had much less amount of trapped NCA with fillers. The NCA type also strongly influenced NCA trapping. NCA with a lower viscosity flows more readily during bonding and traps less. 22) NCA contains fillers to control thermal expansion. 22,23) When the filler is harder, it may easily embed in the soft Sn bump during bonding and NCA can easily be trapped near the filler as shown in Fig. 10. As a result, NCA was trapped less in the COG joint formed using NCA-C, which has a lower viscosity, and contains softer fluoropolymer fillers. In the NCA and filler trapped region, the contact between the Sn bump and ITO failed. The loss of contact area due to NCA and fillers caused an increase of the contact resistance. 12) The less NCA and filler trapping occurs, the lower the contact resistance will be, as shown in Fig. 11. 5. Conclusion We investigated NCA trapping in the COG joints formed using Sn bumps and various NCAs. The effect of Sn bump types on NCA trapping was studied with three different types of NCAs. The reflowed bump allowed the least trapping of NCA and fillers among the bumps studied. This was because This research was supported by a grant from the Information Display R&D Center, one of the 21st Century Frontier R&D Program funded by the Ministry of Knowledge Economy, Republic of Korea. The authors would like to thank Loctite for providing the NCAs. REFERENCES 1) J.-H. Choi, K.-Y. Lee, S.-W. Jun, Y.-H. Kim and T.-S. Oh: Mater. Trans. 46 (2005) 1042 1046. 2) H. Kristiansen and J.-Liu: IEEE Tran. Comp. Packag. Manufact. Technol. A 21 (1998) 208 214. 3) J. C. Hwang: IEEE Tran. Comp. Packag. Manufact. Technol. A 18 (1995) 458 461. 4) S. Y. Kim, T.-S. Oh, W. J. Lee and Y.-H. Kim: Proc. Int. Conf. On Electron. Packag. Techno. (2006) 414 417. 5) S.-M. Chung and Y.-H. Kim: Mater. Trans. 48 (2007) 37 43. 6) P. Savolainen: Proc. 9th Int l Sympo. On Adv. Packag. Mater. (2004) 7 10. 7) M. Y. Yim, J. S. Hwang and K. W. Paik: Int. J. Adhes. Adhes. 27 (2007) 77 84. 8) I. Watanabe, Y. Gotoh and K. Kogayashi: Proc. Int. Meet. Information Display (2001) 553 555. 9) J.-W. Kim, W.-C. Moon and S.-B. Jung: Microelectron. Eng. 83 (2006) 2335 2340. 10) C. W. Tan, Y. C. Chan and N. H. Yeung: Microelectron. Reliab. 43 (2003) 481 486. 11) U.-B. Kang and Y.-H. Kim: IEEE Trans. Compo. & Packag. Techno. 27 (2004) 254 258. 12) Y.-T. Hsieh: Int l Sympo. On Electro. Mater. & Packag. (2002) 157 160. 13) Z. G. Chen and Y.-H. Kim: Displays. 27 (2006) 130 135. 14) M.-J. Yim and K. W. Paik: IEEE Trans. Compo. & Packag. Techno. 21 (1998) 226 234. 15) H.-C. Cheng, C.-L. Ho, K.-N. Chiang and S.-M. Chang: IEEE Trans. Compo. & Packag. Techno. 27 (2004) 398 410. 16) S.-M. Chang, J.-H. Jou, H.-Y. Lin and C.-Y. Wu: Proc. 5th Asian. Sympo. On Inf. Display. (1999) 79 83. 17) J. Vanfleteren, B. Vandecasteele and T. Podprocky: Proc. 4th Electron. Packag. Techno. Conf. (2002) 139 143. 18) S. Kawamoto and O. Suzki: Proc. Int. Conf. On Electron. Packag. (2005) 33 37. 19) H. Lu, K. C. Hung, S. Stoyanov, C. Bailey and Y. C. Chan: Microelectron. Reliab. (2002) 1025 1212. 20) S.-H. Lee, H.-R. Roh, Z. G. Chen and Y.-H. Kim: J. Electron. Mater. 34 (2005) 1446 1454. 21) J.-W. Nah, K. W. Paik, T.-K. Hwang and W.-H. Kim: IEEE Trans. Compo. & Packag. Techno. 26 (2003) 166 172. 22) K.-W. Jang, W.-S Kwon, M.-J. Yim and K.-W. Paik: Journal of the Microelectronics & Packaging Society 10 (2003) 9 17. 23) M. J. Yim and K. W. Paik: Electron. Mater. Lett. 2 (2006) 183 194.