Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Similar documents
14. Designing with FineLine BGA Packages

Wafer Level Chip Scale Package (WLCSP)

Power quad flat no-lead (PQFN) package

Chips Face-up Panelization Approach For Fan-out Packaging

Low CTE / High Tg FR-4 with High Heat Resistance

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Design for Flip-Chip and Chip-Size Package Technology

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

TMS320C6000 BGA Manufacturing Considerations

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Additional Information, DS6, March Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

23 rd ASEMEP National Technical Symposium

Flexible Printed Circuits Design Guide

Ceramic Column Grid Array Design and Manufacturing Rules for Flight Hardware

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

Characterizing the Lead-Free Impact on PCB Pad Craters

System Level Effects on Solder Joint Reliability

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Additional Information, DS4, May Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

PCB Technologies for LED Applications Application note

Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

SOLDER JOINT RELIABILITY TEST SUMMARY

Copper Wire Packaging Reliability for Automotive and High Voltage

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Failure Modes in Wire bonded and Flip Chip Packages

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

High Density PoP (Package-on-Package) and Package Stacking Development

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

ATS Document Cover Page

Interconnection Reliability of HDI Printed Wiring Boards

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

3D-WLCSP Package Technology: Processing and Reliability Characterization

Manufacturing and Reliability Modelling

Table 1. Factors for the design of experiments Design Factors Low (-) High (+) Conformal Coating Spray Dip Pad Type SMD NSMD Underfill No Yes

Quality and Reliability Report

The Packaging and Reliability Qualification of MEMS Resonator Devices

Rockwell R RF to IF Down Converter

Pulse White Paper Regarding RoHS Compliance

GRAPHIC MANUFACTURING CAPABILITY Q217-18

Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

COFAN USA. Meeting your Project needs.

FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952.

Process & Capability Manual (Vol )

Pad Crater Project Definition Stage. Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

Offshore Wind Turbines Power Electronics Design and Reliability Research

Standard for handling, packing, shipping and use of moisture/reflow sensitive surface mount devices

Typical Properties. THERMATTACH Dielectric Thickness Thermal Material Strength Carrier Color inches (mm) Impedance Features/Typical Applications (Vac)

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant

A New Approach for Early Detection of PCB Pad Cratering Failures

No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability

Validated Test Method to Characterize and Quantify Pad Cratering Under Bga Pads on Printed Circuit Boards

GENERALIZATIONS ABOUT COMPONENT FLATNESS AT ELEVATED TEMPERATURE

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Quality and Reliability Report

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging

An Innovative High Throughput Thermal Compression Bonding Process

Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.

Low Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions

HBLED packaging is becoming one of the new, high

Lead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries

Flex and Rigid-Flex Printed Circuit Design

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS

INTERFLUX ELECTRONICS NV

Impacts of the bulk Phosphorous content of electroless Nickel layers to Solder Joint Integrity

Green Semiconductor Packaging: Addressing the Environmental Concerns of the 21st Century

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Surface Mount Sense Resistors

10 Manor Parkway, Suite C Salem, New Hampshire

3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions

Cypress Semiconductor Package Qualification Report

3M Anisotropic Conductive Film 5363

Transcription:

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. Freescale Semiconductor, Inc. 2005.

Table of Freescale TBGA Configurations Body Size (mm) Ball Pitch (mm) Ball Count Number of Perimeter Rows Pkg Pad Diameter (mm) 31 x 31 1.00 500 5P 0.50 35 x 35 1.00 672 6P 0.45 37.5 x 37.5 1.00 740 6P 0.45 31 x 31 1.27 304 4P 0.60 35 x 35 1.27 352 4P 0.60 37.5 x 37.5 1.27 480 5P 0.60 Information is based on products currently in production and is subject to change. Customer is recommended to contact Freescale for details on specific products. Package Pad

TBGA Construction Several TBGA packages currently in production, including: ƒ 1.27 mm BGA pitch > 31 x 31 mm body, 304 TBGA > 35 x 35 mm body, 352 TBGA > 37.5 x 37.5 mm body, 480 TBGA ƒ 1.0 mm BGA pitch > 31 x 31 mm body, mm body, 500 TBGA > 35 x 35 mm body, 672 TBGA > 37.5 x 37.5 mm body, 740 TBGA Cross-Sectional View of the TBGA: Polyimide Tape Body Size Die Attach Die Cavity Pressure Sensitive Adhesive Copper Heat Spreader (Typically Coated with Black Epoxy) Silicon Die Encapsulant Filled Area Ball Pitch Wire-Bonds Soldermask Copper Pads and Traces

TBGA Construction (Cont.) TBGA Cross-Section near Die Region Substrate Cu Heat Spreader Die Attach Die Wirebonds (Cut) Overmold Standoff - Mold to PCB Printed Circuit Board

TBGA Construction (Cont.) TBGA Cross-Section of Substrate Layers Copper Heat Spreader Adhesive Tape Substrate Traces in Tape Soldermask

TBGA Advantages Increased thermal dissipation Excellent board-level reliability Very flat / planar over a wide temperature range Finer substrate lines and spacing compared to laminatebased wire-bond PBGA substrates

TBGA Thermal Measurements Four TBGAs evaluated for thermal performance in wind tunnel per JEDEC 51-6 352 TBGA ƒ Die Size: 8.74 x 7.32 mm (thermal die) ƒ Substrate: 35 x 35 mm 480 TBGA ƒ Die Size: 10.16 x 10.16 mm (thermal die) ƒ Substrate: 37.5 x 37.5 mm 672 TBGA ƒ Die Size: 6.73 x 7.06 mm (thermal die) ƒ Substrate: 35 x 35 mm 740 TBGA ƒ Die Size: 8.21 x 8.85 mm (thermal die) ƒ Substrate: 37.5 x 37.5 mm

Thermal Measurements (cont.) Heat Sinks Evaluated ƒ A : Thermalloy 2330B, 37.9x38.2x16.3 mm, cross cut extrusion pin fin ƒ B :Thermalloy 2332B, 41.3x43.3x16.3 mm, cross cut extrusion pin fin ƒ C : Wakefield 698100AB, 53.8x53.1x24.7 mm, cross cut extrusion pin fin For visual example only Note ƒ Measurements taken in open flow ƒ Heat sinks tested are examples of commercially available heat sinks. Many other heat sinks are available and may be more appropriate for the customer application.

Thermal Measurements (cont.) Air Flow (ft/min) No Heat Sink 352 TBGA Theta JA (C/W) 480 TBGA Theta JA (C/W) Internal Planes 0 0 15.1 13.1 100 0 12.4 10.7 200 0 11.1 9.6 400 0 9.8 8.2 800 0 8.0 6.4 0 2 11.7 10.5 100 2 9.7 8.6 200 2 8.8 7.8 400 2 7.9 6.9 800 2 6.8 5.5 With Heat Sink 352 TBGA 480 TBGA Theta JB (C/W) Theta JC (C/W) Theta JB (C/W) Theta JC (C/W) 4.4 1.6 3.3 1.1 Air Flow Internal 352 TBGA Theta JA (C/W) 480 TBGA Theta JA (C/W) (ft/min) Planes A B C A B C 0 0 10.2 9.6 7.1 9.0 8.6 6.4 100 0 7.4 6.9 5.0 6.4 6.0 4.5 200 0 5.6 5.3 3.8 4.8 4.6 3.2 400 0 4.3 4.1 3.1 3.5 3.4 2.6 800 0 3.3 3.1 2.5 2.6 2.5 2.0 Internal planes are the copper layers within the test board. All boards have a top and bottom layer. Ref JESD51-9 Results will vary by die size.

Thermal Measurements (cont.) No Heat Sink Air flow (ft/min) Internal Planes 672 TBGA Theta-JA 740 TBGA Theta-JA 0 0 14.4 13.7 100 0 11.9 11.2 200 0 10.7 10.0 400 0 9.4 8.7 800 0 7.7 7.1 0 2 10.8 10.5 100 2 9.0 8.6 200 2 8.2 7.8 400 2 7.4 7.0 800 2 6.2 5.9 With Heat Sink 672 TBGA 740 TBGA Theta-JB (C/W) Theta-JC (C/W) Theta-JB (C/W) Theta-JC (C/W) 3.8 1.7 3.6 1.6 Air flow Internal 672 TBGA Theta JA (C/W) 740 TBGA Theta JA (C/W) (ft/min) Planes A B C A B C 0 0 10.3 9.9 7.4 9.3 9.1 6.5 100 0 7.5 7.1 5.2 6.9 6.8 4.9 200 0 5.8 5.6 4.0 5.4 5.2 3.7 400 0 4.3 4.2 3.3 4.1 4.0 3.0 800 0 3.2 3.2 2.7 3.0 3.0 2.4 Internal planes are the copper layers within the test board. All boards have a top and bottom layer. Ref JESD51-9 Results will vary by die size.

Motherboard Pad Design for TBGA Motherboard solder pad diameters: ƒ In general, motherboard pad solderable diameter should match the package pad diameter > See table on Slide 3 for package pad diameters ƒ When required for routing, motherboard pad diameter may be decreased by up to 10% versus the package pad Solder pad configurations: ƒ Soldermask Defined (SMD) pads: > Added strength provided by the soldermask overlap > Used on the TBGA package substrate ƒ Non-Soldermask Defined (NSMD) pads: > Most common type of motherboard pad in the industry > Typically results in the most consistent solderability, especially with hot air solder leveled (HASL) surface finish > However, may be more likely to fail by pad lifting / trace cracking during bending, high ramp rate thermal cycling or rework ƒ NSMD motherboard pads recommended for most applications

1.27 mm Pitch TBGA NSMD Motherboard Solder Pad Geometry Recommended non-soldermask defined (NSMD) motherboard pad dimns ƒ 0.60 mm solder pad diameter > Matches 1.27 mm pitch TBGA pad diameters ƒ Surface finish may be any consistently solderable surface such as organic solderability protectant (OSP), HASL, electroless or electrolytic nickel/gold or immersion silver Via > 0.30 mm (12 mil) Finished Plated Through Hole (Adjustable) > 0.65 mm (25 mil) Annular Pad (Adjustable) 0.30+ mm (12+ mil) Wide Line Between Pads (For added strength) Soldermask Solder Pad 0.60 ± 0.037 mm (23.6 ± 1.5 mil) Copper Pad Diameter 0.075 ± 0.025 mm (3 ± 1 mil) Clearance Between Copper Pad and Soldermask (Adjustable Depending on Supplier Capability) Top View Via Solder Pad Cross Section Soldermask Away From Copper Pad PCB Laminate

1.00 mm Pitch TBGA NSMD Motherboard Solder Pad Geometry Recommended non-soldermask defined (NSMD) motherboard pad dimns ƒ 0.45 to 0.50 mm solder pad diameter > Should match 1.00 mm pitch TBGA pad diameter ƒ Surface finish may be any consistently solderable surface such as organic solderability protectant (OSP), HASL, electroless or electrolytic nickel/gold or immersion silver Via > 0.30 mm (12 mil) Finished Plated Through Hole (Adjustable) > 0.65 mm (25 mil) Annular Pad (Adjustable) 0.30+ mm (12+ mil) Wide Line Between Pads (For added strength) Soldermask Solder Pad 0.45 to 0.50 ± 0.037 mm (17.7 to 19.7 ± 1.5 mil) Copper Pad Diameter 0.075 ± 0.025 mm (3 ± 1 mil) Clearance Between Copper Pad and Soldermask (Adjustable Depending on Supplier Capability) Top View Via Solder Pad Cross Section Soldermask Away From Copper Pad PCB Laminate

Surface Mount Assembly of TBGA No minimum solder paste volume is typically required since the solder ball melts during reflow TBGA can have a high thermal mass relative to other components and should be carefully profiled with a thermocouple in a corner and inner sphere on a fully populated profile PCB SnPb TBGA qualified to a maximum reflow temperature of 220 C and Pb-free TBGA is qualified to 260 C Soldering profiles are solder paste dependent, but here are some guidelines that can be used: ƒ SnPb soldering: > Raise temperature of the joints to 100 C at between 1.5 and 3.0 C/sec > Peak component temperature typically between 205 and 220 C > Desirable dwell time above 183 C between 50 and 80 secs ƒ Pb-free soldering: > Raise temperature of the joints to 100 C at between 1.5 and 3.0 C/sec > Peak component temperature typically between 235 and 245 C > Desirable dwell time above 217 C between 50 and 80 secs

TBGA CTE Analysis Composite CTE measurements have been taken on 352 35mm x 35mm TBGA using Moiré Analysis ƒ Backside (Cu heat spreader): 17.5 ppm/ C ƒ Frontside (BGA and cavity side): 17.2-18.0 ppm/ C Package well matched to most epoxy/glass motherboards which have a CTE of 16 to 22 ppm/ºc resulting in outstanding board level reliability

740 TBGA Weibull Plot of ATC Board Level Reliablity -40/125C, 15 minute ramps and dwells (Also tested was 0/100C cycling of both alloys and they reached in excess of 6000 cycles before failure distributions started. 0/100C, 10 minute ramps and dwells.) Daisy Chain packages used for test. Continuous in-situ resistance monitoring.

Connections to monitor daisy chain net Daisy chain package mounted to PCB Strain gage 1 cm from part edge, global strain value Bend Test IPC-9702 used for test and PCB design. Example Bend Test Board Top Unpopulated package site 4 point bend anvils centered to package

740 TBGA Weibull Plot of Break Strain Bend Test

480 37.5 x 37.5 TBGA Board-Mounted Solder Joint Stand-Off S older B all S tand-o ff (m m ) 0.57 0.56 0.55 0.54 0.53 0.52 0.51 0.50 0.49 0.48 0.47 0.46 Outer Row Inner Row 1 2 3 4 5 6 7 8 9 1011121314151617181920212223242526272829 Solder Ball Number Notes: Package very flat with 0.05 mm (2.0 mil) variation across entire 37.5 mm package. Overall mean stand-off height is 0.507 mm (20.0 mils). 0.15 mm thick solder paste stencil with 0.58 mm apertures. 0.635 mm SMD package pads. 0.58 mm NSMD test board pads. OSP surface finish on test boards.

37.5 x 37.5 480 TBGA TherMoire Analysis TherMoiré Warpage (um) at Temperature Read Points Profile Heating Peak Cooling Temperature 30C 90C 151C 183C 195C 220C 247C 220C 195C 181C 151C 90C 26C Sample 1 43 45 45 42 41 39 40 44 41 44 46 50 48 Sample 2 46 42 40 47 47 51 55 52 48 43 42 40 41 Sample 3 56 46 44 44 44 45 53 49 47 48 49 48 48 Minimum 43 42 40 42 41 39 40 44 41 43 42 40 41 Maximum 56 46 45 47 47 51 55 52 48 48 49 50 48 Average 48.3 44.3 43.0 44.3 44.0 45.0 49.3 48.3 45.3 45.0 45.7 46.0 45.7 37.5 x 37.5 480 TBGA TherMoiré 'LVSODFHPHQW P 60 55 50 45 40 35 30 30C 90C 151C 183C 195C 220C 247C 220C 195C Temperature C 181C 150C 90C 26C Sample 1 Sample 2 Sample 3 Peak temperature is 247C Data was taken from the sphere side of the package Samples were baked, spheres removed, and painted prior to TherMoiré The mold cap in the center was masked out for a more accurate measurement

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 1 - Heating Mold cap area masked out 30 C 90 C A1 Corner 151 C 183 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 1 - Heating 195 C 220 C A1 Corner 247 C 220 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 1 - Cooling 195 C 181 C 150 C A1 Corner 90 C 30 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 2 - Heating 30 C 90 C A1 Corner 151 C 183 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 2 - Heating 195 C 220 C A1 Corner 247 C 220 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 2 - Cooling 195 C 181 C 150 C A1 Corner 90 C 30 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 3 - Heating 30 C 90 C A1 Corner 151 C 183 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 3 - Heating 195 C 220 C A1 Corner 247 C 220 C

TherMoiré Of 480 TBGA Bottom with Spheres Removed Sample # 3 - Cooling 195 C 181 C 150 C A1 Corner 90 C 30 C

740 pin TBGA ƒ Weight gain in 338 hours of 30 C/60%RH soak ƒ Weight loss in 125 C bake-out ƒ Industry standard 24 hour bake TBGA Moisture Study 740 TBGA 30C/60%RH Soak Moisture Bake Out 125C 0.0300% 100% % Wt Gain Moisture 0.0250% 0.0200% 0.0150% 0.0100% 0.0050% Absorbed Moisture 80% 60% 40% 20% 0.0000% 0 50 100 150 200 250 300 350 400 Time (hours) 125C bake start 0% 0 4 8 12 16 20 24 Bake Time (hrs) Note: FSL recommends to bake parts for 24 hours at 125degC.