q p P : Si : : : : Si : : : Si : Si : Si : : Extra free e - Dope Here, energy to get 1/26/10 Lecture Topics: Silicon

Similar documents
Chapter 3: The Structure of Crystalline Solids

PY2N20 Material Properties and Phase Diagrams

[ HOCl] Chapter 16. Problem. Equilibria in Solutions of Weak Acids. Equilibria in Solutions of Weak Acids

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Process Flow in Cross Sections

Three-Phase Wound-Rotor Induction Machine with Rotor Resistance

The Effects of Pre-Existing Voids on Electromigration Lifetime Scaling

THERMODYNAMICS OF As, Sb AND Bi DISTRIBUTION DURING REVERB FURNACE SMELTING

Simulation of Die Casting Process in an Industrial Helical Gearbox Flange Die

Lecture 22: Integrated circuit fabrication

Chapter 9: PHASE DIAGRAM

EE 434 Lecture 9. IC Fabrication Technology

Surface micromachining and Process flow part 1

Report to the Southwest Florida Water Management District. Effects of Microsprinkler Irrigation Coverage on Citrus Performance

Pre-Plant Broadcast Urea in Direct Seeding, A Logistical Return to the Past? Tom Jensen

6.1 Damage Tolerance Analysis Procedure

High strength fine grained structural steel, thermo-mechanically rolled, for high temperature application

Epitaxial Growth and Properties of Silicon on Crystalline Rare-Earth-Metal Oxide for SOI-Applications

INTERSTITIAL VOIDS IN TETRAHEDRALLY AND IN THREE-FOLD BONDED ATOMIC NETWORKS

3rd IASME/WSEAS Int. Conf. on Energy & Environment, University of Cambridge, UK, February 23-25, 2008

id : class06 passwd: class06

Name Period Date. Grade 7 Unit 1 Assessment. 1. The number line below shows the high temperature in Newark, in degrees Fahrenheit, on Monday.

Three-Phase Wound-Rotor Induction Machine with a Short- Circuited Rotor

Nonlinear Mixed Effects Model for Swine Growth

PIG SLURRY TREATMENT STRATEGY IN A HIGH LIVESTOCK CONCENTRATION AREA: ANAEROBIC DIGESTION AS THE KEY PROCESS

SINGLE SIDED WAFER THINNING FOR 3D INTEGRATION

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Precipitation and Hardening in Magnesium Alloys

STRUCTURAL AND ELECTRICAL PROPERTIES OF ANNEALED NICKEL OXIDE (NiO) THIN FILMS PREPARED BY CHEMICAL BATH DEPOSITION

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Business Continuity Software Buyer s Guide

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

ESTIMATION OF FATIGUE STRESS CONCENTRATION FACTOR IN THE ZONE OF ELASTIC-PLASTIC STRAIN

Lecture 2. Fabrication and Layout

Silicon Wafer Processing PAKAGING AND TEST

API6A MATERIAL SERVICE CATEGORIES & RATING LEVELS

Tanya Aycan Baser and Marcello Baricco

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

200mm Next Generation MEMS Technology update. Florent Ducrot

Chapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3.

Adhesiveness of Cold Rolled Steels for Car Body Parts

recessive lozenge-shaped-fly-eye "alleles" in trans: recessive lozenge-shaped-fly-eye "alleles" in trans:

Lecture 10: MultiUser MEMS Process (MUMPS)

Selective Laser Sintering of Calcium Polyphosphate: Finite Element Modeling and Experiments

National Semiconductor LM2672 Simple Switcher Voltage Regulator

CuAlSe2 Thin Films Obtained by Chalcogenization

Irrigation Costs for Tomato Production in Florida * 1

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Your expert around cell culture. Serum-Free Media

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Study on Dual Modification of Al-17%Si Alloys by Structural Heredity

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Surface Micromachining

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Primer in Population Genetics

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Semiconductor Technology

Novel Method for Synthesis of Nano-Materials: Combustion of Active Impregnated Layers**

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

Topic 7. Acids, Bases, Buffers, Titrations, Polyprotic acids

Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller

CMOS Manufacturing Process

THE QUALITY OF CAST IRON SURFACE CREATED AS THE RESULT OF HOT - DIP ZINC GALVANIZING PRECEDED BY HIGH TEMPERATURE OXIDATION

Effects of process parameters on quality of squeeze casting A356 alloy

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

2. HOLISTIC DESIGN APPROACH

SURFACE MICROMACHINING

Isolation Technology. Dr. Lynn Fuller

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Intel Pentium Processor W/MMX

VLSI Technology. By: Ajay Kumar Gautam

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

The PHOENIX Company of Chicago

In the steel industry, environmental concerns and the

EFFECT OF TEMPERATURE ON ADHESION OF CLAY SOIL TO STEEL

Available online at ScienceDirect. Procedia Materials Science 11 (2015 ) 55 60

CMOS FABRICATION. n WELL PROCESS

Motorola PC603R Microprocessor

Solution Chemistry of Molten Amide-Nitrate Eutectics

Effect of Composition and Synthesis Route on Structure and Luminescence of NaBaPO4:Eu 2+ and ZnAl2O4:Eu 3+

IMAGING PHASES IN STEELS

Fabrication and Layout

KGC SCIENTIFIC Making of a Chip

PROCESSING OF INTEGRATED CIRCUITS

EFFECTS OF SEGREGATION IN NICKEL-BASE SUPERALLOYS: DENDRITIC STRESSES

Comparisons of concrete-encased composite column strength provisions of ACI code and AISC specification

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

Fabrication Technology

Performance enhancement of earth air tunnel heat exchanger using evaporative cooling

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.

Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Transcription:

EE 143 Microfbriction Technology Lecture 3 Mterils II 1/26/10 Reding portions throughout Jeger Lecture Topics licon licon Dioxide licon Nitride Aluminum & Other Metls In this course, the focus will be on silicon microfbriction, but the methods used re lso relevnt to other mteril systems, e.g., gllium rsenide, InP, etc. Mterils in licon-bsed Microfbriction Four bsic mterils () licon (single crystl; polycrystlline) (b) licon Dioxide (c) licon Nitride (d) Aluminumm & Other Metls Mterils for dvnced processes Tungsten, silicides, polyimide Need to consider three min items for ech mteril Electricl chrcteristics Chemicl chrcteristics (i.e., stbility) Usge in IC s () licon () (i) ngle Crystl licon () Electricl semiconductor Cn chnge its conductivity by introducing impurities, clled dopnts Semiconductors re not very conductive To mke them conductive, replce silicon toms in the lttice with dopnt toms tht hve vlence bnds with fewer or more e - s thn the 4 of If more e - s, then the dopnt is donor P, As The extr e - is effectively relesed from the bonded toms to join cloud of free e - s, free to move like e - s in metl Extr free e -.. P. Dope P. The lrger the # of donor toms, the lrger the # of free e - s the higher the conductivity Here, energy (e.g., het tht rises temperture) cn give n e - in the vlence bnd sufficient energy to get to the conduction bnd This puts n e - in the conduction bnd nd h + in the vlence bnd, both of whichh cn conduct Doping bsiclly dds n tom with one e - tht is only loosely held to the tom; so very little energy (e.g., from n electric field) is needed to strip it from the tom nd let it wnder the conduction bnd If it hs fewer e - s thn silicon, then the dopnt is n cceptor B Lck of n e - = hole = h + When e - s move into h + s, the h + s effectively move in the opposite direction h + is mobile (+) chrge crrier Conductivity Eqution chrge mgnitude on n electron conductivity σ = qμ n n + qμ p electron mobility electron density q p hole mobility hole density If fewer e - s, then dopnt is n cceptor B Lck of n e - = hole = h + When e - s move into h + s, the h + s effectively move in the opposite direction h + is mobile (+) chrge crrier Nomenclture n- = lightly doped (1014 to 1017) n = modertely doped (1017 to 1019) n+ = hevily doped (>1019) Chemicl rther inert, but cn be etched in KOH, HNO3/HF Ltter rection forms oxide first, then etches the oxide with HF Usge in IC s ctive devices (obviously), but lso locl interconnect, resistors 1

EE 143 Micro E ofbriction Technology T L Lecture 3 M terils II Plne nomenclture e Miller indic ces z z (1110) plne e y y (110 0) plne ] to th his vector licon Wfe er single-cry ystl silicon [110] x coordinte (1,1,0) defines vector [1111] ] (111) plne x @ coordin te (1,1,1), (111)) plne to resulting vector licon crysttllogrphy licon hss bsic dim mond structurre two merge ed fce-centtered cubic (F FCC) crystl structures s In FCC, toms re ssu umed to touch long fce digonls Plness on silicon wfer Verry pure 1 in 1010 impurity level 2

EE 143 Microfbriction Technology Lecture 3 Mterils II Very low defect density 1-3/cm 2 Different sizes over the yers 1974 2 (50mm) 1979 3 (75mm) 1984 4 (100mm) 1986 5 (125mm) 1990 6 (150mm) 1997 8 (200mm) 2001 12 (300mm) 2012 17 (450mm) Why go to lrger wfers? 1. Qulity goes up (will explin lter) 2. Yield gets better (reduces cost/chip) Of course, the clenliness of the clen room lso gretly influences the yield Clss 100 no more thn 100 prticles lrger thn 0.5 μm in one cubic meter In ddition, you cn get more chips on lrger wfer, since you wste less spce long the edges Doping concentrtion/resistivity Type either p or n Concentrtion 10 13 10 20 cm m -3 Fltness Very importnt for lithogrphy, where focusing is needed For 8 wfer, fltness must be better thn ±200nm Polishing technology criticl for wfer production Wfer production Generlly use the Czochrlski method, invented by Jn Czochrlski in 1916 while investigting the crystlliztion rtes of metls Finished crystl cn be up to 2 meters long Must control temperture nd velocity fields during crystl growth to minimize defects Wfer orienttion (ii) Polycrystlline silicon (poly) Bsiclly, grins of silicon Electricl Result conducts when doped, like single crystl silicon, but now hs grin boundries tht impede 3

EE 143 Microfbriction Technology Lecture 3 Mterils II conduction t low to moderte doping levels (nd increse conduction t extremely high degenerte doping levels) Chemicl sme s single crystl silicon Usge in IC s gte mteril in MOSFET s, locl interconnect Doping concentrtion/resistivity Also used quite hevily in MEMS s structurl mteril Deposition Most common technique chemicl vpor deposition (CVD) This lmost binry resistnce dependence on doping is firly unique to polysilicon nd quite useful why does it hppen? If you pply n E-field, then If low doping, e - s cn t get b the grin boundries; they get trpped in the trps If high doping, e - s cn now get by the grin boundries (b) licon Dioxide (O 2 ) Amorphous structure (this is NOT qurtz) Electricl insultor Resistivity 10 14 10 18 Ω cm Compre to Al s 10-5 Ω cm Chemicl firly inert, but etches in HF Usge in IC s gte dielectric in MOSFET, scrificil lyer in MEMS Grin size strong function of temperture Depends on the bility of dtoms to run round nd find the lowest energy stte loctions leds to lrge grin size At 610 o C, grin size is 200nm or so At 585 o C, the comes down morphous, but then cn be crystllized into very fine grins by nneling Cn be deposited or grown thermlly (c) licon Nitride ( 3 N 4 ) Electricl insultor 4

EE 143 Microfbriction Technology Lecture 3 Mterils II Chemicl firly inert, but etches in hot phosphoric cid Usge in IC s insultor, s in metl-to-metl insultion in MOSFET s nd interconnect insultion in MEMS Usully deposited vi chemicl vpor deposition (CVD) Rectnts H 4 + NH 3 (d) Aluminum (Al) Electricl conductor; 20x10-6 Ω cm Chemicl ctive; cn be etched in mny cids Usge in IC s interconnect; gte mteril (metl gte technology before 1974, nd fter 2007) Deposited vi therml evportion, e-bem evportion, or sputtering Melting point ~550 o C Structure In IC s, the polycrystlline form is normlly seen, with grins on the order of 100nm Why is Al preferred mong mny other metls? Wht do we wnt in metl? It must conduct. It must stick to O 2. Al does both of these Au, Ag, nd other metls cn be used, but they require lyer between them nd the O 2 to help them stick (need n dhesion lyer) ------ 5