Supplementary Information

Similar documents
Supplementary Information

FORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION

Impact of Filament Evolution on Reliability Issues of Oxide Electrolyte Based Conductive Bridge Random Access Memory

3D Vertical RRAM. Henry (Hong-Yu) Chen, H.-S. Philip Wong Stanford University, CA, USA Collaborator: Peking University, China

Chang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:

Non-charge Storage Resistive Memory: How it works

Supporting Information

Nanoscale Conformable Coatings for Enhanced Thermal Conduction of Carbon Nanotube Films

SUPPLEMENTARY INFORMATION

ENS 06 Paris, France, December 2006

Lateral epitaxial growth of two-dimensional layered semiconductor heterojunctions

Annealing Nano-to-Micro Contacts for Improved Contact Resistance

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

350 C for 8 hours in argon atmosphere. Supplementary Figures. Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2.

Department of Chemistry, University of California, Davis, California 95616, USA 2

Oxide Growth. 1. Introduction

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

ZnO-based Transparent Conductive Oxide Thin Films

Process Flow in Cross Sections

High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu

Chapter 3 Silicon Device Fabrication Technology

ALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

High Performance Lithium Battery Anodes Using Silicon Nanowires

Low contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode

A NOVEL METHOD FOR THE IMPROVEMENT IN THERMOELECTRIC PROPERTY OF TIN OXIDE THIN FILMS AND ITS APPLICATION IN GAS SENSING

MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices

Visit

Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013

Resistive Switching Memory Devices

EECS130 Integrated Circuit Devices

RADIATION HARDNESS OF MEMRISTIVE SYSTEMS

Redox-Active Molecular Flash Memory for On-Chip Memory

Thermal Evaporation. Theory

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Ex-situ Ohmic Contacts to n-ingaas

Atomic Layer Deposition of Novel High Dielectric Constant Materials

Investigation of Carbon Nanotube Growth on Multimetal Layers for Advanced Interconnect Applications in Microelectronic Devices

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Study on Infrared Absorption Characteristics of Ti and TiN x Nanofilms. Mingquan Yuan, Xiaoxiong Zhou, Xiaomei Yu

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Aligned Carbon Nanofibre-Polymer Composite Membranes. CNT Growth and Manipulation. Eleanor Campbell Dept. of Physics, Göteborg University

Field Effect Transistors Based on Van-der-Waals. Grown and Dry Transferred All-Inorganic

Electronic Supplementary Information (ESI) for

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Annealing Effects on the Properties of Copper Selenide Thin Films for Thermoelectric Applications

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Facile, mild and fast thermal-decomposition reduction of graphene oxide in air and its application in high-performance lithium batteries

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Ultra High Barrier Coatings by PECVD

Etching Mask Properties of Diamond-Like Carbon Films

Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide

Investigation of metal contacts via thermal treatment at Interfaces between low temperature Ag pastes and TCO layer for HIT solar cell

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film

Red Phosphorus Nano-Dots on Reduced Graphene Oxide as Flexible High-Performance Anode for Sodium-Ion Batteries

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

The Effects of Sapphire Substrates Processes to the LED Efficiency

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Large-Grain Polysilicon Films with Low Intragranular Defect Density by Low- Temperature Solid-Phase Crystallization

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Hei Wong.

Annual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December

Oligomer-Coated Carbon Nanotube Chemiresistive Sensors for Selective Detection of Nitroaromatic Explosives

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy

High Performance p-type Black Phosphorus. Transistor with Scandium Contact

Evaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors

Making III-V contact with silicon substrates

A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat

Facet-Selective Epitaxy of Compound Semiconductors on

for New Energy Materials and Devices; Beijing National Laboratory for Condense Matter Physics,

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Thin. Smooth. Diamond.

Performance at Wafer-Scale

Isolation of elements

NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT

Chemical analysis of Ti/Al/Ni/Au ohmic contacts to AlGaN/GaN heterostructures

One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography

Holey Silicon as efficient thermoelectric material

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Materials Characterization

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Effect of barrier layers on the texture and microstructure of Copper films

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Simple method for formation of nanometer scale holes in membranes. E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720

Effects of Silver Coating Covered with Copper Filler on Electrical Resistivity of Electrically Conductive Adhesives

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Hydrothermal Synthesis of Nano-sized PbTiO3 Powder and Epitaxial Film for Memory Capacitor Application

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS


Transcription:

Monitoring Oxygen Movement by Raman Spectroscopy of Resistive Random Access Memory with a Graphene-Inserted Electrode Supplementary Information He Tian, 1,2 Hong-Yu Chen, 3 Bin Gao, 3,4 Shimeng Yu, 3 Jiale Liang, 3 Yi Yang, 1 Dan Xie, 1 Jinfeng Kang, 4 Tian-Ling Ren, 1* Yuegang Zhang, 2,,* H.-S. Philip Wong 3* 1 Institute of Microelectronics, Tsinghua University, Beijing 100084, China and Tsinghua National Laboratory for Information Science and Technology (TNList), Tsinghua University, Beijing 100084, China 2 The Molecular Foundry, Lawrence Berkeley National Laboratory, 1 Cyclotron Road, Berkeley, CA 94720, USA 3 Center for Integrated Systems and Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA 4 Institute of Microelectronics, Peking University, Beijing 100871, China These authors contributed equally to this work Current address: Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, Suzhou 215123, China. E-mail: ygzhang2012@sinano.ac.cn *Corresponding Author E-mail: RenTL@tsinghua.edu.cn, yzhang5@lbl.gov, hspwong@stanford.edu This file includes: SUPPLEMENTARY FIG. S1-S6 SUPPLEMENTARY MTHODS SUPPLEMENTARY DISCUSSION SUPPLEMENTARY REFERENCES

SUPPLEMENTARY FIGURES AND CAPTIONS 100M LRS HRS Resistance (Ω) 10M 1M @100 O C 100k 0.0 20.0k 40.0k 60.0k 80.0k 100.0k Retention Time (s) Figure S1 Retention measurement of G-RRAM. The retention time up to 10 5 seconds (which is equal to ~27.8 hours) at 100 C is achieved.

40 10M RESET Current (µa) 35 30 25 20 Left Right 1M LRS Resistance (Ω) 15 0 10 20 30 40 50 SET Compliance (µa) 100k Figure S2 The RESET current (shown in the left y-axis) and LRS resistance (shown in the right y-axis) as a function of the SET current compliance of G-RRAM.

Resistance (Ω) 10 9 10 8 10 7 10 6 HRS @0.3V Stress LRS 10 5 10 100 1k Time (s) Figure S3 READ immunity test of G-RRAM. Good READ-disturb immunity is achieved under a constant voltage stress of 0.3 V.

a G-RRAM b C-RRAM TiN/Ti SLG TiN/Ti O 2- O 2- O 2- O 2- O 2- O 2- Figure S4 During the SET process, (a) the O 2- is trapped in the SLG for the G-RRAM; (b) the O 2- is trapped in the TiN/Ti for the C-RRAM. a G-RRAM b C-RRAM TiN/Ti SLG TiN/Ti O 2- O 2- O 2- O 2- O 2- O 2- Figure S5 During the RESET process, (a) the O 2- in SLG go back to the for the G-RRAM; (b) the O 2- in TiN/Ti go back to the for the C-RRAM.

2.5eV 5.6eV 4.5eV SLG 4.3eV Ti 4.7eV TiN 8.5eV Figure S6 Schematic view of the energy level alignment (with respect to the vacuum level) of the G-RRAM with / /SLG/Ti/TiN structure. The work function of the, SLG, S1 Ti, TiN and E c, E v of the are depicted.

SUPPLEMENTARY MTHODS Graphene growth and transfer process: The SLG is grown by chemical vapor deposition on copper foil (25 µm, Alfa inc.). The 3 3 cm 2 SLG is transferred on the center of a 4-inch wafer. The detail graphene growth and transfer method is described in the Ref. S2. Device fabrication Process: As shown in Figure 1b, nominally planar surface with the embedded platinum () bottom electrode S3 is first fabricated and followed by (5nm) deposition using atomic layer deposition (ALD). The ALD HfO 2 conditions are thermal standard at 200 degree Celsius with 40 cycles under the base pressure of the chamber 100-200 millitorr using tetrakis (dimethylamido) hafnium and water precursors. Then the as-grown SLG is transferred on the substrate (Figure 1c) and patterned by photolithography and oxygen plasma etching (Figure 1d). Finally, the top electrode (TiN/Ti) is deposited and patterned by lithography and dry etch (Figure 1e). Ti is contact to graphene as an adhesion layer and TiN is on top for probing. After the whole process is completed, the region covered by SLG is defined as G-RRAM and the region uncovered by SLG is defined as C-RRAM. Characterizations: The surface morphology is observed by Quanta FEG 450 SEM (FEI Inc.). The Raman spectroscopy is obtained using a laser with wavelength of 532 nm (HORIBA Inc.). The RRAM electrical characteristics are measured using the Agilent 4156C semiconductor analyzer (Agilent Inc.).

SUPPLEMENTARY DISCUSSION To understand the underlying mechanism of the Joule heating generate in G-RRAM and C-RRAM, we perform finite element simulation to study the temperature distribution of the filament in the. The Fourier s law can be written as: ( ) J = k[ x, T ( x)] dt x (S1) dx Where, x is the position, T(x) is the temperature at that position, k is the thermal conductivity of the. In our simulations, we only consider the steady-state case. Finite element modeling is used to perform a steady-state thermal analysis of the system to evaluate temperature profile. Comsol Multiphysics, S4 a finite element analysis program, is employed. The thermal conductivity of is 5 W/(m K). S5 The resistance of filament region is 10 times higher to the oxide region. In our simulation results, the highest temperature region in G-RRAM is located at the SLG/ interface due to the higher local electrical resistance. The local temperature rises during programming so that the inserted graphene material could be annealed.

SUPPLEMENTARY REFERENCES S1. Xu, K. et al. Direct measurement of Dirac point energy at the graphene/oxide interface. Nano Lett., 2012, 10.1021/nl303669w. S2. Li, X. et al. Large-area synthesis of high-quality and uniform graphene films on copper foils. Science, 2009, 324: 1312-1314. S3. Franklin, A. D. et al. Sub-10 nm carbon nanotube transistor. Nano Lett., 2012, 12: 758-762. S4. For more information, please see Comsol website at: http://www.comsol.com/ S5. Meyer, R. & Kohlstedt, H. 1-D simulation of a novel nonvolatile resistive random access memory device. IEEE Trans Ultrason Ferroelectr Freq Control 53, 2340-2348 (2006).