Developments in low-temperature metal-based packaging

Similar documents
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Trends in Device Encapsulation and Wafer Bonding

Wafer-to-Wafer Bonding and Packaging

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

Development of Thermocompression Bonding for the Photodetector Top Seal for the LAPD Project

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

An Innovative High Throughput Thermal Compression Bonding Process

Copyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies

3D technologies for integration of MEMS

A GENERIC SURFACE MICROMACHINING MODULE FOR MEMS HERMETIC PACKAGING AT TEMPERATURES BELOW 200 C

Chapter 3 Silicon Device Fabrication Technology

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant

Hi-performance S3X58-M406

1 Thin-film applications to microelectronic technology

3D-WLCSP Package Technology: Processing and Reliability Characterization

Surface micromachining and Process flow part 1

INTERFLUX ELECTRONICS NV

MEPTEC Semiconductor Packaging Technology Symposium

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Fraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

DSP 798LF (Sn42/Bi58) LEAD FREE WATER SOLUBLE SOLDER PASTE

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Filling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology

Lead Free No Clean Solder Paste 4900P Technical Data Sheet 4900P

PARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS

EV Group 300mm Wafer Bonding Technology July 16, 2008

II. A. Basic Concept of Package.

Effects of Minor Fe, Co, and Ni Additions on the Reaction Between SnAgCu Solder and Cu

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

DSP 615D (Sn63/Pb37) NO CLEAN DISPENSING SOLDER PASTE

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

Reflow Profiling: Time a bove Liquidus

DSP 825HF X-TREME ACTIVITY HALOGEN FREE LEAD FREE NO CLEAN SOLDER PASTE

Evaluation of Cu Pillar Chemistries

Fabrication and Layout

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

Balver Zinn Josef Jost GmbH & Co. KG SN100C : Micro alloyed lead free solder The Nickel effects

Lecture 6. Through-Wafer Interconnect. Agenda: Through-wafer Interconnect Polymer MEMS. Through-Wafer Interconnect -1. Through-Wafer Interconnect -2

Surface Micromachining

QUALITEK 381 NO CLEAN FLUX

Isolation Technology. Dr. Lynn Fuller

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Welcome to the Real World of Lead Free Soldering

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Rockwell R RF to IF Down Converter

EECS130 Integrated Circuit Devices

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

A 600 Degrees C Wireless Multimorph-Based Capacitive MEMS Temperature Sensor for Component Health Monitoring

DSP 865A LEAD FREE NO CLEAN SOLDER PASTE

Fraunhofer IZM Berlin

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Challenges for Embedded Device Technologies for Package Level Integration

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

QUALITEK 302+ NO CLEAN FLUX

Microelectronics Reliability

180 Lake Front Drive Hunt Valley, MD

Fabrication and Layout

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Copper Wire Packaging Reliability for Automotive and High Voltage

Lattice isplsi1032e CPLD

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA

Layer Thickness Analysis of Thin Metal Coatings with. Bruker Nano Analytics, Berlin, Germany Webinar, June 8 th 2017

QUALITEK 775 WATER SOLUBLE ROSIN FLUX

Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Fluxless soldering using Electron Attachment (EA) Technology

Thermal Symposium August Minteq International, Inc. Pyrogenics Group A Thermal Management Solution for State-of-the-Art Electronics

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

3. Overview of Microfabrication Techniques

NOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS. Herwig Kirchberger, Paul Lindner, Markus Wimplinger

3DIC Integration with TSV Current Progress and Future Outlook

Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

TSV CHIP STACKING MEETS PRODUCTIVITY

AND TESTING OF A CARBON FOAM BASED SUPERCOOLER FOR HIGH HEAT FLUX COOLING IN OPTOELECTRONIC PACKAGES

Microstructure and Strength Properties of Austenitic and Ferritic Stainless Steels When Brazed with Ni-Cr-P Amorphous Brazing Foils

Co-Evolution of Stress and Structure During Growth of Polycrystalline Thin Films

Motorola PC603R Microprocessor

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

Precision Electroforming in High-Strength NiColoy

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Henkel Pb-Free Soldering Technology

TSV Interposer Process Flow with IME 300mm Facilities

Optimizing Immersion Silver Chemistries For Copper

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

200mm Next Generation MEMS Technology update. Florent Ducrot

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

KGC SCIENTIFIC Making of a Chip

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

23 rd ASEMEP National Technical Symposium

Transcription:

Developments in low-temperature metal-based packaging 2011. 12.14 Jiyoung Chang and Liwei Lin Ph.D. Candidate, Department of Mechanical Engineering University of California at Berkeley 1 1 Contents Project & Research goals Low temperature metal packaging Dry thermocompression Rapid Thermal process Solder pre-reflow Insertion of thin metal layer Summary 2 2

Research goals Center for Micro/Nano Scaling Induced Physics (MiNaSIP) in U.C.Berkeley - Subgroup research with Freescale semiconductor Flux-less bonding Short bonding time & Low bonding temp. Sub-100 m width bonding ring Photolithography definable & Electroplating Hermetic sealing Low permeability required CMOS compatible process 3 3 Material selection Material Selection Criteria Temperature Deposition & bonding method Permeability Mechanical properties *Glass Frit : Popular in MEMS packaging Deposition : Screen-printing (min.w 150µm) Temperature : 450 C Time :15-30 minutes Mechanical : Brittle Metal bonding Glass frit F cap MEMS Silicon 4 4

Dry Thermo-Compression (SnCu-Cu) 227 > T bond > 232 T t=5m t=13m Temperature profile t t Applied force profile Results: No bond or Solder reflowed Low process controllability Non-planar surface issue Surface oxidation may prevent inter-diffusion F t=5m < Flipchip bonding parameters > t=13m 500 µm Bond viewed through pyrex cap 200 µm 5 5 Sn Reflow Bonding via RTP RTP (Rapid Thermal Process) Short bonding time with high temperature ramping up speed to prevent solder s squeezing out Sn CMOS Cu cap MEMS Silicon Solder reflow benefits Less sensitive to surface nonuniformities Low force Sn CMOS Cu cap MEMS Silicon 6 6

Cap wafer fabrication Process Flow Metallization (Ti 250Å / Ni 2000Å) metallization Cap Wafer Lithography Photoresist Electroplate (Sn : 4-6 m) Sn Etchback Sn Cap Wafer 7 7 Substrate wafer fabrication Process Flow Metallization (Ti 250Å / Ni 2000Å) metallization Device substrate Lithography Photoresist Electroplating (Cu alloy, 4-8 µm) Cu Strip resist & Etch back Cu 8 8

RTP Bonds Minimal Thermal Budget Temp. ramp hold T max =250-300 C ramp = 10 seconds hold = 10 seconds Time 200 µm Thermal budgeting compared to glass frit Time reduction 10-50X Temperature reduction 1.5-2X 9 9 Mechanical strength comparable with glass frit Material System pull-tested bond Bond Strength (MPa) Glass frit (thermo-compression) 8.5 Solder reflow (RTP) 7.5 Pull-Test Setup F (measured) Instron Arm package 10 10

Leak & Autoclave Test Dyed-IPA leak test Gross-leak detection Small surface tension of IPA allows quick permeation through voids Dyed-IPA Bonding ring Sealed, No dyed-ipa 12-hour Autoclave test failed : 125ºC & 24psi 11 11 Why hermetic test failed?? - Formation of leakage pass-through due to Void formation Gas trapping during bonding process Metal oxide on surface prevents reflow of solder Non-uniform bonding along the bonding ring Lack of uniform pressure applied during bonding Pre-reflow process approach 12 12

Pre-Reflow process Purpose of Pre-reflow process Break the surface oxide layer and reflow fresh solder To minimize gas trapping which causes void formation in bonding area Gas Trapping! Small initial contact area! Without Pre-Reflow With Pre-Reflow 13 13 Pre-reflow bonding concept 14 14

Device fabrication 15 15 Pre-reflow profile optimization Process parameters in typical solder ball reflow process Temperature gradient in preheat zone Soak temperature and time when using Flux Temperature gradient from soak to maximum temperature Maximum peak temperature Cooling gradient in cooling zone Total heating time Current solder reflow profile is optimized for solder ball to form sphere shape not for square line form solder Reflow profile needs to be modified for line shape bonding 16 16

Typical solder ball reflow profile Typical solder ball reflow profile SnAgCu & SnPb case 20ºC~30ºC higher peak temperature than melting temperature 40sec of time above melting temperature Total of 3~5min of process Denis Barbini et al. Process Considerations for optimizing a reflow profile, SMT/July 2005, www.smtmag.com 17 17 SnAg solder with Pre-reflow test Electroplated Sn(96.5)Ag(3.5) eutectic solder Bonding ring dimension: Width 200 m, Height 6 m Before reflow After reflow 18 18

SnCu eutectic solder with Pre-reflow test Electroplated Sn(99.3)Cu(0.7) eutectic solder Bonding ring dimension: Width 200 m, Height 5 m Before reflow After reflow 19 19 SnCu solder with multiple reflow processes 2 nd Reflow 3rd Reflow 20 20

Low Width to Height ratio bonding ring Electroplated 10 m and 20 m width bonding ring Width to Height ratio - 1.5:1~2:1 Electroplated SnAg with 10 m width bonding ring Electroplated SnCu with 20 m width bonding ring 21 21 SnCu reflow test results Reflow profile modification Formed half-cylinder after reflow Partially non-uniform clogging surfaces observed Reflow Electroplated SnCu with 20 m bonding ring After reflow 22 22

SnAg 10 m width ring pre-reflow results Reflow profile optimized in RTP Uniform half-cylinder shape achieved No clogging or solder gathering was observed Reflow Electroplated SnAg with 10 m width bonding ring After optimized reflow 23 23 SnAg 10 m width ring pre-reflow obtimization 24 24

SEM image of SnAg bonding ring after pre-reflow Reflow 25 25 SnAg reflow results Surface profile measurement by micro profiler(asiq ) Half-cylinder shape formation after reflow Height ( m) SnAg solder reflow results plot 10 10 Before Reflow Before Reflow 8 8 After Reflow After Reflow 6 6 4 4 2 2 0 0 35 40 45 50 55 60 65 70 35 40 45 50 55 60 65 70 Relative bonding ring position ( m) 26 26

Height uniformity measurement 9 8 7 6 5 4 3 2 1 3 5 7 9 11 13 15 27 27 Flipchip bonding result material Width Height Substrate SnAg solder 10 m 7~8 m Cap Ni 150 m 200nm Optimized reflow profile in pre-reflow was applied in Flipchip Z-height control to push the solder after pre-reflow Cap 1. Heating 2. Solder pre-reflow Substrate 3. Bonding with z-control 28 28

Leak test result Dyed IPA Device Area A Bonding ring Dyed IPA B Device Area Dyed IPA Bonding ring Device Area C Cap wafer Destructive evaluation of interface Substrate wafer 29 29 Hermeticity test 12-hour Autoclave test failed Why failed? -Too small bonding ring overlap -Mis-alignment and parallel adjustment problem in Flipchip Destructive evaluation Cap Substrate 30 30

Thin metal layer insertion approach Alloy formation b/w bonding metal (Al) Stronger bonding than pure Al-Al bonding at same bonding condition Substrate Thin metal #2 Metal #1 Metal #1 Thin metal #2 Metal #1 Thermo-compression bonding Metal #1 Metal #1 31 31 Temperature/pressure condition 350ºC 100ºC Temperature 60 70130 930 1000 Time(sec) 1.5Kg Pressure 60 1000 Time(sec) Lower bonding pressure (15MPa) Lower bonding temperature(350ºc, Tm(Al)=660ºC) 32 32

Pull Test results Adhesion layer on wafer (same color) Width : 50 m Bottom top Bottom top < Al to Al bonding > <Al+Sn20nm to Al bonding> -Same bonding parameter was applied for both cases -Strong bonding at the contact interface for <Al+Sn20nm to Al bonding> - No strong bond was made for Al to Al bonding case 33 33 Summary Proof-of-Concept : Metal bonding for possible replacement of glass-frit CMOS-integrated process Compatible mechanical strength with glass-frit Rapid Thermal bonding result(no pre-reflow) Successful leak-test for 200 m bonding ring Failed 12hr hermetic test Solder reflow profile optimization for sub-100 m metal bonding solution Reflow profile optimization for 10mm SnAg boding ring Uniform half-cylinder shape reflow results Solder pre-reflow bonding of SnAg 10 m bonding ring using Flipchip Optimized reflow profile used for bonding Possibility of sub-100 m bonding ring in MEMS packaging Metal insertion approach Al-Sn-Al approach showed better bonding quality than pure Al-Al bonding Lower temperature and pressure 34 34

Acknowledgement IEEE-CPMT Prof. Liwei Lin Mr. Kedar Shah Sponsor Freescale semiconductor DARPA Thank you!! 35 35