Improvement of Cu-Pillar Structure Using Advanced Plating Method

Similar documents
Chips Face-up Panelization Approach For Fan-out Packaging

Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer

Material based challenge and study of 2.1, 2.5 and 3D integration

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Copper Interconnect Technology

Embedded Passives..con0nued

RO4835T Core/RO4450T Bonding Layers Multi-Layer Board Processing Guidelines

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Fukui Prefecture. Kiyokawa Plating Industry Co., Ltd. Electrode plating of electronic parts by nano plating joint technology

Electroplated Copper Filling of Through Holes on Varying Substrate Thickness

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Atul Gupta, Eric Snyder, Christiane Gottschalk, Kevin Wenzel, James Gunn

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

II. A. Basic Concept of Package.

Compression molding encapsulants for wafer-level embedded active devices

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization of MID Dec 2 010

EFFECT OF THERMAL AGING ON THE IMC LAYER BETWEEN SnAgSb SOLDER AND Cu SUBSTRATE. Universiti Kebangsaan Malaysia, 43600, Bangi, Selangor, Malaysia

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Flexible Substrates for Smart Sensor Applications

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

5. Packaging Technologies Trends

Formation of Fe-base Metal Glass Coating by Gas Tunnel Type Plasma Spraying

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

TGV and Integrated Electronics

Characteristics of the Fine Grained CVD Diamond Film and its Industrial Applications. K. Kazahaya, A. Yamakawa and T. Fukunisi

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Glass Carrier for Fan Out Panel Level Package

23 rd ASEMEP National Technical Symposium

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

KGC SCIENTIFIC Making of a Chip

FABRICATION FOR MICRO PATTERNS OF NICKEL MATRIX DIAMOND COMPOSITES USING THE COMPOSITE ELECTROFORMING AND UV- LITHOGRAPHY

IMPROVEMENT OF GRAIN RETENTIVITY OF ELECTROPLATED DIAMOND TOOLS BY NI-BASED CNT COMPOSITE COATINGS

High Throw Electroless Copper Enabling new Opportunities for IC Substrates and HDI Manufacturing

BOROFLOAT & Glass Wafers: A Union of Inspiration & Quality

PRECISION MACHINING & FINISHING. PremaDia GRINDING PERFORMANCE

Glass Wafer. Specification

Advanced Manufacturing Choices

ULTRA LOW PROFILE COPPER FOIL FOR VERY LOW LOSS MATERIAL

Chapter 3 Silicon Device Fabrication Technology

We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper.

Innovative Substrate Technologies in the Era of IoTs

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Glass Wafer. Specification

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Etching Mask Properties of Diamond-Like Carbon Films

Direct nano-crystalline Ni plating on titanium surfaces

Panel Discussion: Advanced Packaging

Challenges for Embedded Device Technologies for Package Level Integration

Journal of Advanced Mechanical Design, Systems, and Manufacturing

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

IME Proprietary. EPRC 12 Project Proposal. 3D Embedded WLP. 15 th August 2012

Properties of Fe-base Metal Glass Coatings Produced by Gas Tunnel Type Plasma Spraying

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

Verification of thickness and surface roughness of a thin film transparent coating

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Optimization of DPC Process Applied by Electroless Copper Plating

SINGLE CRYSTAL SAPPHIRE

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Integrated Metallization System for High Density Interconnects and Modified Semi Additive processing

Investigation of the oxidation process at the coppersolder interface with atomic force microscopy

FABRICATING HIGH CURRENT, HEAVY COPPER PCBS

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Kovove Mater DOI: /km

Mobile repair of hard coated rolls and machine components. ICE Europe Technical Program, Dr. A. Barth,

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Figure 1 Embedded Active and Passive Module (EMAP) Cross-section Schematic

Optimized Cu plating in fan-out wafer-level packaging MultiPlate: a turnkey solution

New I.R. Thermography methodology for failure analysis on tantalum capacitors

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures

Teaching Lab Course on Electronic Packaging and Materials

Via Filling: Challenges for the Chemistry in the Plating Process

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Characteristics of machined surface controlled by cutting tools and conditions in machining of brittle material

Precision Electroforming in High-Strength NiColoy

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Influences of the current density on the performances of the chromeplated layer in deterministic electroplating repair

Lecture 22: Integrated circuit fabrication

Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

3DIC Integration with TSV Current Progress and Future Outlook

Thin Wafers Bonding & Processing

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

Potential of Electrically Conductive Chemical Vapor Deposited Diamond as an Electrode for Micro-Electrical Discharge Machining in Oil and Water

ANISOTROPIC conductive film (ACF) is a film-type

1.3.2 Nanotechnology Nanoporosity Deposition Methods Dissolution Methods

A Study of Microwave Behavior of a Thin-Print Gold Ink

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

Influence of Modification on the ABS Plastics Using Atmospheric UV Irradiation as Plating Pretreatment

NEW COPPER ELECTROLYTES FOR BLIND MICROVIA FILLING

Y.C. Chan *, D.Y. Luk

UHF-ECR Plasma Etching System for Gate Electrode Processing

Supplementary Materials for

Transcription:

Journal of Materials Science and Engineering B 7 (11-12) (2017) 247-251 doi: 10.17265/2161-6221/2017.11-12.001 D DAVID PUBLISHING Improvement of Cu-Pillar Structure Using Advanced Plating Method Jong-Young PARK 1,2,3, Young-Jae KIM 1,2, Joo-Hyong NOH 1,2 and Hideo Honma 1,2 1. Department of Materials and Surface Engineering, Graduate School of Engineering, Kanto Gakuin University, Ogikubo 1162-2, Odawara 250-0042, Japan 2. Materials and Surface Engineering Research Institute, Kanto Gakuin University, 1162-2 Ogikubo, Odawara 250-0042, Japan 3. Daeduck Electronics Co. Ltd., 335, Somanggongwon-ro, Siheung-si, Gyeonggi-do 15106, Korea Abstract: The recent appearance of mobile application processor now plays an important role in the semiconductor industry. Additionally, there have been endless demands for small form factor, thin profile, outstanding thermal, mechanical properties and electrical performances in the field of IC packages for mobile application processors. MIS (Molded Interconnect Substrate) can provide ideal and this solution in the mobile industry as it contains multiple solutions for the complicated requirement of the IC packages for application processors. Based on the embedded pattern technology, this solution can provide high I/O count, fine pattern for small form factor, and stable flip chip mounting methods. Other advantages of this solution include stable properties required for high-frequency transmission and high thermal dissipation rate as it is only composed of copper and epoxy mold compound materials. These core techniques for MIS technology can be divided into below major concepts. First, Cu pillar electrolytic plating technology electrically connects the inner and the outer layers using photo-lithography method, instead of laser method. The shape of Cu pillar and the plating thickness tolerance control are the key parameters. Second, grinding technology is to precisely grind the plated Cu pillars and applied mold epoxy. And deposition of Cu layer on top of grinded mold surface can construct fine pattern traces. Key words: Cu-pillar, surface pre-treatment, UV irradiation, plasma etching, plating. 1. Introduction Resent, electric devices have been constant inquiries for small form factor, thin profile, outstanding thermal, mechanical properties and electrical performances in the field of IC packages for mobile application processors [1-3]. MIS (Molded Interconnect Substrate) package technology can provide ideal solutions in the mobile industry as it contains multiple solutions for the complicated requirements of the IC packages for application processors. Based on the embedded pattern technology, MIS can provide high I/O count, fine pattern for small form factor, and stable flip chip mounting methods. Other advantages of this technology include stable properties required for high-frequency transmission and high thermal dissipation rate as it is only composed of copper and Corresponding author: Jong-Young PARK, Mr, resercher, research fields: materials and surface. EMC (Epoxy Mold Compound) materials. The biggest advantage of MIS is the ability to achieve ultra-thin thickness by using glass-less material, where the total thickness of a package can be less than 0.1 mm [4, 5]. In addition, Cu-pillars for electrical connection between inner and outer layers can be manufactured with photo lithography process followed by grinding process, which replaces laser drilling process, and therefore reduce the production cost. Furthermore, direct formation of traces on top of the mold surface is possible, and it can be applied to Mold first FOWLP (Fan out Wafer Level Package) with I/O count less than 1,000, along with its excellent degree of freedom in the thickness of package and the traces. Fig. 1 illustrates the representative structure of an MIS product. In this study, methods to provide the most ideal solutions for each of these three technologies are studied and presented.

248 Improvement of Cu-Pillar Structure Using Advanced Plating Method experiment. After electroplating, the cross sections of the specimen were analyzed by cutting at the top, middle, and bottom locations, filling with epoxy resin, and polishing with sand paper to observe the surface using optical microscope. Fig. 1 Structure of MIS technology. First, Cu pillar electrolytic plating technology electrically connects the inner and the outer layers use photo-lithography method, instead of laser method. The shape of Cu pillar and the plating thickness tolerance control are the key parameters. Second, grinding technology grinds precisely the plated Cu pillars and applied mold epoxy. Last, deposition of Cu layer on top of grinded mold surface constructs fine pattern traces. 2. Experimental Setup The size of the specimens used in this study includes 100 mm 100 mm which can be tested in laboratory based testing environment, as well as 510 mm 415 mm, an actual size of the package substrate panel in the PCB manufacturing field. The advantage of testing large size specimens is that it can allow the technology and their results to be immediately and directly applied to the manufacturing field. 2.2 Grinding Technology After the Cu pillar formation, the material used for the dielectric layer was mold epoxy from LE series by Ajinomoto, composed of about 20% phenolic epoxy and 80% SiO 2 by weight. For grinding process, buff type grinder (Teasung, Korea), NC milling type grinder (NC grinding of GPM, Taiwan), and Sand blast type grinder (Elpotec, Japan) were used. The grinding material for the buff type grinder includes ceramic (SiC) and diamond, and the NC milling type grinder used SiC grinding material. The sand blast type grinder that can physically etch the specimen by spraying powder type grinding materials at a constant pressure and speed, used grinding material mainly composed of Al 2 O 3 of about 3-5 um particle size. Fig. 4 displays different types of grinders and their characteristics. The morphology and roughness of the grinded surface were 2.1 Cu Pillar Electroplating Technology Additives used in the electroplating were DOW Chemical s CP-360, which allows high current density plating (~10 ASD). For this experiment, Haring cell bath, VCP (Vertical Continuous Plating), and the equipments designed to reduce plating thickness variation with optimized distance between anode and cathode (plating specimen) were used [6, 7]. Dry film used in the Photo-Lithography process was HM-40 series by Hitachi, Japan. The aspect ratio was 0.75, where the plating area was 100 μm and the height of the dry film was 75 μm. Fig. 2 illustrates the structure and design of the plating specimen used in this Fig. 2 Design of Cu-pillar for MIS structure. Fig. 3 Feature of each grinding type.

Improvement of Cu-Pillar Structure Using Advanced Plating Method 249 measured using laser scope and N-SEM, and the cross section was analyzed to confirm if the desired thickness was precisely grinded. 2.3 Technology of Forming Metal Layer on Top of Grinded Mold Surface In order to form metal layer on top of the grinded mold surface, the MV series chemicals by the German company Atotech was used for Permanganate acid treatment for the surface reformation, then electroless Cu with even thickness was plated without any voids using PEV series by the Japanese company. consider that the CF 4 gas within Plasma acted as etching factor to the dry film where the undercut was reduced, and that the N 2 and O 2 gas was ionized and increased the hydrophilicity of the dry film. As shown in the FT-IR ATR graph of Fig. 6, the peak of Carboxyl group and Methylene group change were detected when treated with UV, Plasma and Descum. Through the experimental results of different pre-treatment methods, plasma treatment was confirmed to have the most idea results with the plating thickness variation and structure. In perspective of the 3. Experimental Results 3.1 Cu Pillar Electrolytic Plating Technology In order to analyze the effect of different type of pre-treatment method prior to the electrolytic plating process, (1) Acid treatment, (2) UV treatment, (3) Plasma treatment, and (4) Descum (Permanganate acid) treatment were applied [8]. Incomplete plating, i.e. skipped plating, occurred when the conventional method of the Acid treatment was used. With plating structures with relatively high aspect ratio, the plating solution does not circulate enough around the Dry Film walls and the exposed plating surfaces, and therefore easily causes air trap which can lead to incomplete plating issues. On the other hand, there was no skipped plating phenomenon with UV, Plasma, and Descum pre-treatment, through which we confirmed certain level of wettability was required for the dry film as well as the plating surface. The level of wettability for different types of pre-treatment was observed with contact angle measurement. Fig. 4 illustrates the level of wettability for different types of pre- The highest level of wettability was confirmed in the order of UV > Plasma = Descum > Acid pre-treatment methods. It was confirmed that the plasma treated samples had less dry film undercut issues compared to the other pre-treatment methods. Fig. 5 shows how the dry film undercut is reduced after plasma We Fig. 4 Wettability after each pre- Fig. 5 Observed dry film under-cut after plasma Fig. 6 Observed chemical changes by FT-IR ATR.

250 Improvement of Cu-Pillar Structure Using Advanced Plating Method plating facilities, the distance between anode and cathode was optimized to reduce the thickness variation of a relatively large size specimen. 3.2 Grinding Technology After the Cu pillar formation, mold epoxy was applied and to be grinded with buffer grinder, milling grinding, and sand blast facilities. The buffer grinder uses ceramic and diamond grinders and can grind both sides simultaneously. When ceramic grinder was used, grinding job was done, however, there was significant variation between the center and the edge of the specimen as the grinder expands as rotated. On the other hand, the diamond grinder was able to grind the surface uniformly with its modulus greater than that of Cu or mold epoxy and relatively small thickness compared with the ceramic grinder. However, it did not seem feasible for fine pattern traces due to its surface roughness and irregularity [9, 10]. Sand blast method uses small particles of Al 2 O 3 which was difficult to spray evenly over a large area at a constant speed. In conclusion, sand blast failed to mechanically grind the Cu structure after it was revealed, therefore the Cu maintained its height as the epoxy surface was only grinded. It was concluded that with sand blast method, it requires less than 1% Cu pillar plating thickness variation, and that it may not be feasible to apply sand blast method. Fig. 7 illustrates the results of different grinding methods. 3.3 Technology of Forming Metal Layer on Top of Grinded Mold Surface composited above 80 wt% SiO 2 contents. Fig. 9 shows occurred white spot in above 10 min with MnO 4 treatment and component of used material. When the peel strength was measured at the white spot region, relatively low and unstable peel strength was obtained. Low and unstable peel strength can cause delamination of the fine pattern metal traces, therefore cleaning process was reinforced to resolve the white spot issue. Ultrasonic water cleaning that can Fig. 7 Difference according to each grinding types. Fig. 8 Observed surface morphology after MnO 4 Fig. 9 Observed surface morphology after MnO 4 Fig. 8 presents the surface morphology and the peel strength between mold epoxy and metal layer for different permanganate treatment time. In case of treated 15 min with permanganate acid gets a high peel strength relatively other treated times. However, when the 10 to 15 min treated specimen surface appeared to have partial white spot visual inspection. One of probable causes is remained SiO 2 particle on the treated surface which EMC material Fig. 10 Peel strength (a) Ultrasonic treated; (b) Untreated.

Improvement of Cu-Pillar Structure Using Advanced Plating Method 251 apply fine mechanical shock was applied, and effectively removed the SiO 2 that remained on the surface with very weak adhesion. The ultrasonic waves were performed from 72 Hz to 100 Hz for 5 minutes. Peel strength of the specimen with ultrasonic water cleaning process was higher than that of the specimen without the ultrasonic water cleaning process. Fig. 10 illustrates the effectiveness of the ultrasonic water cleaning procedure after the permanganate 4. Conclusions MIS (Molded Interconnect Substrate) provides ideal substrate solutions for mobile applications with complicated IC package requirements. Based on the embedded pattern technology, MIS enables fine pattern traces with high I/O count and small form factor, providing solid solutions for flip chip mounting processes. MIS is also composed of only copper and mold material therefore provides stable properties for high frequency applications and outstanding thermal properties. For the ideal structures of MIS, Cu pillar formation process is important as it connects the inner layer to the outer layer. Plasma method was confirmed to be the most ideal pre-treatment method to control the Cu pillar thickness variation and the flatness of the Cu plating surface. When plasma pre-treatment was applied, the undercut of the dry film after photo-lithography process was reduced, and the wettability of the surface was enhanced due to surface reformation. The distance between anode and cathode was optimized to reduce the plating thickness variation, however, the optimization of the equipment needs to be studied with more details. For the grinding process after the mold epoxy is applied, milling grinder using SiC material was confirmed to be the most ideal method to precisely grind the surface to the desired depth. Finally, the grinded mold epoxy surface was treated with permanganate acid, followed by electroless chemical plating. It was found that the permanganate acid treatment of 15 minutes provided the highest peel strength value, and the ultrasonic water cleaning process was effective to remove the white spots on the surface after the permanganate Especially, alternating the ultrasonic wavelengths between 72 Hz and 100 Hz for 5 minutes was very effective in the removal of SiO 2 residues on the surface. In order to produce MIS most ideally, processes of Cu pillar formation, grinding method, and metal layer formation on top of the grinded surface are very significant. Although positive results and outputs were confirmed through this study, the warpage behavior of during assembly, and the reliability aspects of MIS considering thermal and electrical properties should also be studied in the future. References [1] Zhang, M. et al. 2009. Research on the Mechanism and the Superficial Microstructure of the Nano-Composited Ceramics under Ultrasonic Polishing. Key Engineering Materials 416: 173-7. [2] In Lee, Kyoochun Lee, Business Horizons. 2015. 58: 431. [3] Byoung-uk Kim; ISSUE & Tech. 2015. 42. [4] Boyung-Jin, K., et al. 2015. J. Microelectron. Packag. Soc. 22 (2). [5] Saha, S. K., et al. 2013. Technology Management in the Driven Services (PICMET), 2/44, IEEE. [6] Doi, T., Mizumoto, K., Tanaka, S., and Yamashita, T. 2004. Bright Nickel Plating from Nickel Citrate Electroplating Baths. Metal Finishing 102 (4): 26-35. [7] Lee, S., Hideo, H., and Hideto, Y. 2011. New Plating Technology. Kanto Gakuin University Publish: 6. [8] Young-Jae, K. I. M., Jong-Young, P. A. R. K, Kwan-sun, Y. O. O. N., Joo-Hyong, N. O. H., Hideo, H. O. N. M. A., and Osamu, T. A. K. A. I. 2016. Journal of Nanoscience and Nanotechnology 16 (11): 11186-90. [9] Sundahl, M., Sikander, E., Ek-Olausson, B., Hjorthage, A., Rosell, L., and Tornevall, M. 1999. Determinations of PCB within a Project to Develop Cleanup Methods for PCB-Containing Elastic Sealant Used in Outdoor Joints between Concrete Blocks in Buildings. J. of Environ. Monit. 1: 383-7. [10] Market & Technology Reports 2016 (Yole development).