PRESSURE INDICATING FILM CHARACTERIZATION OF PRESSURE DISTRIBUTION IN EUTECTIC AU/SN WAFER-TO-WAFER BONDING

Similar documents
Developments in low-temperature metal-based packaging

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

Metal bonding. Aida Khayyami, Kirill Isakov, Maria Grigoreva Miika Soikkeli, Sample Inkinen

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Low Temperature Thermocompression bonding for photodetector sealing

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Trends in Device Encapsulation and Wafer Bonding

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Wafer Bonding Technology FOR VACUUM PACKAGING USING GOLD- SILICON EUTECTIC

Chapter 3 Silicon Device Fabrication Technology

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Wafer-to-Wafer Bonding and Packaging

Fraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Mostafa Soliman, Ph.D. May 5 th 2014

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Chapter 2 Manufacturing Process

EV Group 300mm Wafer Bonding Technology July 16, 2008

Fabrication Technology, Part II

Fraunhofer IZM Bump Bonding and Electronic Packaging

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

KGC SCIENTIFIC Making of a Chip

Thin. Smooth. Diamond.

Phase Formation in Gold-Tin Alloys Electroplated from a Non-cyanide Bath

Thin. Smooth. Diamond.

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

Atmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

Copyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.

DITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process)

MATERIALS REQUIREMENTS FOR OPTOELECTRONIC PACKAGING -- FIBER SOLDERING

VLSI Design and Simulation

TGV and Integrated Electronics

Solid State Sensors. Microfabrication 8/22/08 and 8/25/08

PARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS

SiGeC Cantilever Micro Cooler

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Lecture 22: Integrated circuit fabrication

Hard Gold Plating vs Soft Gold Plating Which is Right for My Application? By: Matt Lindstedt, Advanced Plating Technologies

FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller

Thomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer

Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process

This Appendix discusses the main IC fabrication processes.

Amorphous Si/Au wafer bonding P. H. Chen 1, C. L. Lin 1 and C. Y. Liu 1,2. National Central University, Jhong-Li, Taiwan, R. O. C.

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

3D technologies for integration of MEMS

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

This procedure shall apply to all microcircuit elements and semiconductors as follows:

Outline. Introduction to the LIGA Microfabrication Process. What is LIGA? The LIGA Process. Dr. Bruce K. Gale Fundamentals of Microfabrication

CO.,LTD.,314,Maetan3-Dong,Yeongtong-Gu,Suwon,Gyunggi-Do,Korea,

Gold to gold thermosonic bonding Characterization of bonding parameters

Czochralski Crystal Growth

AML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services MEMS, IC, III-Vs.

Waferlevel Vacuum Packaged Microscanners: A High Yield Fabrication Process for Mobile Applications

CMOS Manufacturing process. Design rule set

Cu electroplating in advanced packaging

Fairchild Semiconductor Application Note June 1983 Revised March 2003

Flexible Substrates for Smart Sensor Applications

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

Enabling Technology in Thin Wafer Dicing

EE 330 Lecture 9. IC Fabrication Technology Part 2

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Surface micromachining and Process flow part 1

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Today s Class. Materials for MEMS

Surface Micromachining

Preface Preface to First Edition

Poly-SiGe MEMS actuators for adaptive optics

Interconnect Structure for Room Temperature 3D-IC Stacking Employing Binary Alloying for High Temperature Stability

INTERCONNECT STRUCTURE FOR ROOM TEMPERATURE 3D-IC STACKING EMPLOYING BINARY ALLOYING FOR HIGH TEMPERATURE STABILITY

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

Surface Micromachining

II. A. Basic Concept of Package.

Microfabrication of Integrated Circuits

Complexity of IC Metallization. Early 21 st Century IC Technology

Dark current measurements of diodes on two SLID test wafers

L5: Micromachining processes 1/7 01/22/02

Semiconductor Technology

Transcription:

PRESSURE INDICATING FILM CHARACTERIZATION OF PRESSURE DISTRIBUTION IN EUTECTIC AU/SN WAFER-TO-WAFER BONDING D. Spicer 1, K. Lai 1, K. Kornelsen 1, A. Brennan 1, N. Belov 2, M. Wang 2, T-K. Chou 3, J. Heck 3, T. Zhu 2, S. Akhlaghi 1 1 Micralyne Inc., 1911 94th Street Edmonton, Alberta, Canada, T6N, 1E6 deans@micralyne.com 2 Nanochip Inc., 48041 Fremont Blvd., Fremont, California, USA, 94538 3 Intel Corporation, 2200 Mission Blvd, Santa Clara, California, USA, 95054 ABSTRACT Pressure non-uniformity in a wafer to wafer bond chamber was characterized using pressure sensitive paper. The effect of poor pressure uniformity is discussed, and the nonuniformity was corrected for use in a eutectic Au/Sn based wafer-to-wafer bond. Several types of under solder metallization were also investigated, with Nb/Au seed metal providing the best overall result with good solder compression, liquid proof seal, and minimal solder spill-out. Thirdly, solder compression versus pressure applied was studied to achieve an excellent gap control (2-3 µm) between the bonded substrates. Keywords: AuSn solder, eutectic wafer bonding, pressure distribution, pressure paper INTRODUCTION Wafer to wafer bonding has become an enabling semiconductor technology in industries such as 3D packaging, MEMS, MOEMS, and SOI. In a typical wafer bonding process, two flat substrates are permanently joined (bonded) to one another by applying physical pressure, temperature, and/or electric field (see Fig. 1). Each of the above factors is set depending on the substrate materials being bonded, and the control of these parameters is crucial to a successful, high-quality, high-uniformity manufacturing process. Of the above three major parameters in a bond recipe, electric field and temperature are readily measurable within a wafer bonding chamber using built-in electronics and thermocouples. Pressure, on the other hand, is usually measured in the tool as the total amount of force exerted over the pressure column. This measured force is then used to calculate the average pressure, assuming perfectly flat pressure plates. In practice, the pressure plates are often non-ideal, or they may have degraded over time. This leads to potential pressure variations that are not detected by the control software. Poor distribution of pressure can lead to poorly bonded or completely unbonded wafer areas, cracked wafers, or premature wear of the pressure plates. Fig. 1: Wafer Bonding Process Illustration Originally distributed at the International Wafer Level Packaging Conference, Santa Clara, California, October 29 30, 2009

The significance of a uniform applied pressure in a bonding process depends largely on the specific materials being bonded. For example, in an anodic bonding process, silicon is bonded to glass by applying a large electric field (e.g. 500V) at elevated temperatures (e.g. > 300 C) [1]. The reaction between silicon and oxygen then forms a very strong SiO 2 bond. Because the magnitude of the electrostatic forces is generally sufficient for a full bond, physical applied pressure is neither critical nor required for this type of bond process. On the other hand, the control of applied pressure is important in eutectic or thermocompression bonding processes, where two arbitrary substrates are bonded together using thin intermediate films that are often metallic alloys (Ref. 1-3). In this type of bond, the two surfaces to be bonded are brought in contact and temperature is increased to above the eutectic point. Once the eutectic temperature is reached, the solder liquefies and wafers bond if they are in contact. High pressure can cause the liquefied solder to physically compress and potentially spread onto unwanted regions and cause short circuits. Too little pressure would typically result in weakly bonded or completely unbonded regions. And in practice, for a nonoptimized bonding system (considering bond process parameters as well as materials used), both spill outs and unbonded regions can be found on the same pair of substrates due to pressure, temperature, or solder nonuniformities. Therefore, the characterization of applied pressure measured directly at the substrate is an important aspect in the development of a high yielding bond processes. 1: PRESSURE INDICATING FILM EXPERIMENT Pressurex film is a pressure sensitive film that measures pressure from 2-43,200 psi (0.14-3,000 kg/cm 2 ). When placed between contacting surfaces it permanently changes color proportionally with the pressure applied. Absolute pressure magnitudes were calibrated using known pressures, which were then used to analyse scanned pressure maps and create coloured pressure maps such as that shown in Fig. 2b, By running a bond recipe with the pressure set to 4 bar, a direct imprint is formed on an appropriate grade of pressure film. Figure 2a shows an image film taken from a 6" diameter bonding tool with poor pressure uniformity. The colour map in 2b emphasizes the donut shaped high pressure ring, and the line scan in Fig. 2c shows outer ring pressures exceeding 15 bar and less than 3 bar at the center. Fig. 2: Bond tool images showing pressure inconsistencies. A series of adjustments to the pressure column of the bond tool were then made, and the pressure uniformity was evaluated by running the same bond recipe on the same range pressure film. The resulting series of images are shown in Fig. 3, showing a series of adjustments resulting in improved pressure uniformity. Note that after the adjustments, the pressure film analysis shows an offset from the intended recipe pressure of 4 bar, which is a by-product of the instrument assuming a particular wafer area. In addition to troubleshooting the pressure distribution, the same pressure film data can be used as a tool for monitoring and maintaining performance in manufacturing practices such as six-sigma statistical process monitoring.

Fig. 3: bond tool Images show improvement to the pressure uniformity as captured by pressure indicating film 2: AU/SN EUTECTIC WAFER-TO-WAFER BOND Improvements in wafer bond pressure uniformity were applied to a specific project requiring both reliable interwafer electrical connections (~103 104 per wafer), waferto-wafer separation of 2-3 µm, excellent bond gap control, high bond strength and a liquid-proof sealing. Liquid-proof sealing was required for further processing of the bonded stack through metal deposition, lithography and etching steps. Besides these main requirements, the bonding process should not create large stresses that would cause MEMS device performance degradation or reliability issues due to stress relaxation over time. Sources of stress can be the bonding process itself or mismatch of the bonding material thermal expansion coefficients. Preferably, the same process can be used for the bonding of a third wafer to the stack of two bonded wafers. Au-Sn Solder Wafer-to-Wafer Bond Setup The type of solder used in our experiments was electroplated Au-Sn solder, aiming for an 80% Au and 20% Sn composition and eutectic temperature of 278 C [2]. Note that the control of the exact solder composition is critical, since a small variation in composition in either direction increases the melting temperature significantly. For example, a +3% shift in composition results in a melting temperature of 340 C, and on the other side a -3% shift results in 333 C melting temperature. Since the solder thickness is comparable to the seed metal thickness, it is also critical to take into account the amount of Au in the seed metal. The upper and lower wafers bonded in this device are: MEMS wafers containing the micromachined devices with a ring of seed metal around each die, and the CAP wafers containing a corresponding solder ring with underlying seed metal. The solder should wet to both wafers during bonding, thus providing a mechanical bond and a hermetic seal. For initial analysis and test purposes, the silicon MEMS wafers were replaced with glass bond test wafers. SiO 2 standoff features in the CAP wafers were included to provide a mechanical stop so that when solder compresses during bonding, the final gap between the substrates is well determined (see figure 4). Fabrication of the CAP wafers is shown schematically in Fig 4. Standard thickness 6 wafers with TTV smaller than 5 µm were used. After initial oxidation (A), standoffs were defined by oxide patterning. Caps re-oxidation followed (B). Typically, initial oxide thickness was 3.1 µm and 1.0 µm thick oxide was grown at the second oxidation step resulting height of the standoffs of 2.6 µm. Seed metal (4000 A Au) was deposited on the Caps (C) and Au-Sn solder was plated using a photoresist mask (D). Initial plating tests were made using an R&D setup while later work was done using an industrial-grade Cup plater. Plated solder was typically 65% Au and 35% Sn, 2.0-2.5 µm thick, with 5-10% nonuniformity across wafer. Patterning and removal of the seed metal layer from non-plated areas was the last step in the pre-processing of Caps (E). It was also found that the design of the seed metal pattern has an affect on the bond results [3]. Patterns of several thin solder lines, 50-60 µm wide, provided better sealing than a single, wide solder line of equivalent solder volume. By design, the entire seed layer (4000 A) could be consumed during the bond process to create the eutectic composition. As liquid solder is being during the bonding process, additional Au is being consumed as the solder floods fresh areas of patterned seed layer. Even though the Au diffusion in the solder is fast, the Au concentration at the

periphery of the solder line can be greater than concentration at the centre of the solder line. This difference in composition can make the solder difficult to compress. It was found that several line lines of solder yielded the most consistent results. was solder spill-out after de-wetting of the solder from the seed metallization. Figure 5 shows an example of spill-outs in this circumstance. Figure 6 shows a wafer level photograph of spill-outs using TiW/Au. For wafers with dewetting solder, the resulting bond was reasonably strong mechanically (in most cases strong enough to survive dicing) but not liquid proof. Fig. 4: Fabrication of CAP wafers for bonding tests. The bonding process was done in a wafer bonder under vacuum with a bond temperature between 300 C and 350 C. The applied pressure was set at 4 bar, and in most cases using the corrected pressure plates from section 1 of this paper. Several types of seed metal were studied, with results summarized in Table 1. For all tests shown here, glass bond test wafers were used instead of the silicon MEMS wafers to allow visual evaluation of solder flow. Experiment Results on Seed Metallization For TiW/Au, Ti/Au, and Ti/Mo/Au, the common problem Fig. 5: Example of solder spilled outside of seed metal area after bonding. The TiW/NiV/Au seed metal is a good example of several difficulties inherent in thin-film solder systems. In this case the solder did not compress or flow due to the presence of Ni in the seed metal. EDX analysis of the solder-seed interface showed Sn depletion, likely caused by a Ni-Sn interaction. With insufficient Sn available to the Au, solder composition is non eutectic and frozen all the way to our maximum temperature of 350 C. Since the solder was not liquefied, there was minimal solder flow and little or no compression. Surprisingly, the resulting bond still had good mechanical strength. Seed Metallization TiW/Au Solder Compression Bond Strength Solder Wetting Liquid Proof Bond good de-wets* no TiW/NiV/Au Little/none* good little/none no Ti/Au and Ti/Mo/Au Cr/Au and NiCr/Au Nb/Au Comments *Exposed TiW de-wets and causes unacceptable spills. *Ni-Sn interaction most likely depleted the amount of Sn available for the AuSn eutectic, thus causing it to freeze. good de-wets no *De-wets similar to TiW/Au - poor* - no Table 1. Summary of several seed metal bonding results v. strong good wetting yes *Due to poor metal adhesion to underlying SiO2 A strong, liquid proof bond was observed. Inter-wafer electrical connections were transferred fully with a final bond gap close to the standoff heights.

mbar, indicating that the physical stop at 2.6 µm has been reached, and that the standoffs are functioning as expected. Gap vs Bonding Force 7.00 6.00 5.00 Standoff Height Gap (um) 4.00 3.00 2.00 Fig. 6: Left half of wafer (TiW/Au seed) shows an example of solder spill out after bonding as caused by de-wetting of solder. Notice that the pressure non-uniformity is evident by observing that the spill out is most severe on the outer ring of the wafer and much less towards the center. Right half of wafer (Nb/Au seed) shows an example of well bonded wafers with no solder spill outs. The pressure nonuniformity is not evident on the right side. The best results were achieved with Nb/Au [3,4] seed metallization, where the solder is liquefied, the gap easily to the stops, and solder remains wetted to the seed metal. The final bond strength was good and provided liquid proof sealing of the dies. The final bond gap between the wafers was at the desired standoff height. A photograph of an example half wafer pair bonded using Nb/Au metallization along side a half wafer pair bonded with TiW/Au metallization is shown in Fig 6. The two samples were bonded separately using the same bond tool and then later broken in half. The de-wetting from the TiW metallization is clearly visible even with the naked eye. Au-Sn Solder Compression vs Bond Pressure The amount of solder compression during bonding directly affects the resulting gap between the bonded substrate surfaces. In this part of the study, the applied pressure was varied from 500 mbar to 4000mbar with all else held constant (TiW/Au seed metal was used). The resulting gap was measured at consistent locations across each wafer using a Zygo profilometer and plotted in Fig. 7. At 500 mbar of applied pressure, the measured gaps are widely spread between 4 µm to 6.5 µm. At 1000 mbar, the data set showed a general decrease in final gap, which suggests an increase in solder compression. The range of data here, however, remained relatively high between 3 µm and 5.1 µm. As the bond force is increased further to 2000 mbar, the solder continued to compress with increased pressure. Notice here that the spread of the data tightened due to the gap approaching the standoff height of 2.6 µm. The gap remained the same as pressure increased from 3000 to 4000 1.00 0 500 1000 1500 2000 2500 3000 3500 4000 4500 Force (mbar) Fig. 7: Measured gap between wafers after bonding. Each colored set of datapoints represent multiple measurements on a single wafer. 3. SUMMARY AND CONCLUSIONS Pressure uniformity in a wafer bonding tool can be effectively characterized using pressure sensitive paper and image analysis techniques. The effect of various types of seed metallization in a Au/Sn eutectic wafer bond were studied. For the range of bond parameters and metals studied, Nb/Au produced the best overall results with good mechanical strength, liquid proof seal and no spill-outs. An effective way to produce well defined gaps after bonding was to use SiO 2 standoffs. ACKNOWLEDGEMENTS The authors would like to thank Sensor Products Inc. of Madison, NJ, USA for supplying the pressure paper and the detailed analysis support. REFERENCES [1] M. J. Madou, Fundamentals of Microfabrication: the science of miniaturization, Boca Raton, Fla. CRC Press, 2 nd edition, 2002 [2] H. Okamoto, T.B. Massalski (editors), Phase Diagrams of Binary Gold Alloys, ASM International Metals Park, OH, p. 280, 1987 [3] N. Belov, T-K. Chou, J. Heck, K. Kornelsen, D. Spicer, S. Akhlaghi, M. Wang, T. Zhu, "Thin-Layer Au-Sn Solder Bonding Process for Wafer-Level Packaging, Electrical Interconnections and MEMS Applications", Proceedings of the International Interconnect Technology Conference, 2009, p. 128 [4] H. S. Chen, D. D. Bacon, C. H. Chen, G. Kammlott, G. K. Jeng, D. J. Werder, and K. L. Tai, Simple Nb metal bonding structure, Applied Physics Letters 66 (17), p. 2191-4 (1995).