APPLICATION NOTE 1891 Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP)
|
|
- Frank Thornton
- 6 years ago
- Views:
Transcription
1 Maxim > App Notes > GENERAL ENGINEERING TOPICS PROTOTYPING AND PC BOARD LAYOUT WIRELESS, RF, AND CABLE Keywords: chip scale package, flip chip, CSP, UCSP, U-CSP, BGA, WLCSP May 01, 2008 APPLICATION NOTE 1891 Understanding the Basics of the Wafer-Level Chip-Scale Package (WL-CSP) Abstract: This application note discusses Maxim's wafer-level chip-scale package (WL-CSP). Topics include: wafer construction, tape-and-reel packaging, PCB layout, and assembly and reflow. The article supplies reliability stress-test data per the IPC and JEDEC standards. Note: Ultimately, it is the responsibility of the end user and assembler to abide by their own design and the assembly documents required by their industry standards. Industry standards documents can include, but are not limited to: Association Connecting Electronics Industries (IPC) Joint Electronic Device Engineering Council (JEDEC) Electronic Industries Alliance (EIA) International Electronics Manufacturing Initiative (inemi) International Electrotechnical Commission (IEC) American National Standards Institute (ANSI) Jisso International Council (JIC) Japan Printed Circuit Association (JPCA) Wiring and Harness Manufacturers Association (WHMA) Introduction The wafer-level (WL) chip-scale package (CSP) is a type of CSP, which enables the IC to be attached face down to the printed circuit board (PCB) using conventional SMT assembly methods. The chip's pads connect directly to the PCB pads through individual solder balls, and do not require additional underfill encapsulation material (Figure 1). WL-CSP technology differs from other ball-grid-array, leaded, and laminate-based CSPs because no bond wires or interposer connections are required. Page 1 of 12
2 Figure 1. Photo of a 4 x 4 WL-CSP with two depopulated grid-array locations, circuit side view. The principle advantage of the WL-CSP is that IC-to-PCB inductance is minimized. As secondary benefits, both package size and manufacturing cycle time are reduced, while thermal conduction characteristics are enhanced. WL-CSP Construction Maxim's WL-CSP area-array chip structure is manufactured by building up the package interconnect structure directly on the silicon circuit wafer substrate. A dielectric repassivation polymer film is applied over the active wafer surface. This film provides both mechanical stress relief for the ball attachment, and electrical isolation at the die surface. Vias are imaged within the polymer film, providing electrical contact to the IC bond pad. WL-CSP ball arrays are configured based on a rectangular grid with uniform grid pitch. The WL-CSP area array can contain any number of rows (2 through 6) and any number of columns (2 through 6). The solder bump material is identified by the A1 indicator in the top mark (see Figure 3 for the location of A1 in top mark). The A1 indicator for eutectic SnPb solder is a laser overlay of dual concentric circles,. For Pb-free solders, the lasered A1 indicator is a plus sign,. Backside wafer lamination, protective polymer film is standard for all Pb-free WL-CSP products. This polymer material is included for both mechanical contact and UV light protection to the backside silicon surface. WL-CSP Area Array Designs and Dimensions Maxim's WL-CSP 0.5mm pitch area array packages are currently designed from 2 x 2 up to 6 x 6 ball array sizes (Figure 2). Detailed WL-CSP drawings are available at: Maxim Package Outlines. Based on the design of a particular device, ball arrays can be populated with fewer than the maximum ball array count. Page 2 of 12
3 Figure 2. Example of the standard convention for a WL-CSP package outline drawing, 6 x 6 array. WL-CSP Carrier Tape References: ANSI/EIA A 8mm and 12mm Taping of Surface-Mount Components for Automatic Handling EIA/IS-763 Bare Die and Chip-Scale Packages Taped in 8mm & 12mm Carrier Tape for Automatic Handling IEC Packaging of Components for Automatic Handling Part 3: Packaging of Surface-Mount Components on Continuous Tapes Maxim ships all WL-CSPs in component carrier tape-and-reel (T&R) format only. WL-CSP tape-and-reel requirements are based on the EIA-481 standard. Detailed tape-and-reel construction information is available at: SMD Tape & Reel Data. This page shows packaging diagrams and links to a Tape and Reel Packaging Table (PDF), which includes the WL-CSP reference orientation for the packaging diagram shown there as Figure 4. Another link goes to Tape and Reel Data for Additional Packages (PDF), which provides all the dimensional variables for the packages. 1. The tape pocket cavity shall be configured to provide sufficient clearance surrounding the component so that: The component does not protrude beyond either surface of the carrier tape. The component can be removed from the cavity in a vertical direction without mechanical restriction after the top cover tape has been removed. The rotation of the component is limited to ±10 (max) See Figure 3. Page 3 of 12
4 2. Radius R minimum is a mechanical bending radius characteristic of the tape design and materials. Actual reel hub radius must be greater than R minimum. Tape with components in normal orientation shall pass around radius R minimum without damaging tape or components. Tape feeders and any other tape handling, shipping, or storage conditions should be configured by the user so that the actual bending radius is always greater than R minimum. 3. Bar code labeling (if required) shall be on the side of the reel opposite the sprocket holes. Refer to EIA If the tape pocket pitch equals 2.0mm, the tape may not properly index in all tape feeders. 5. Balls are facing down in the tape-and-reel carrier. Pin A1 orientation is consistent in each pocket in the carrier tape. Mark layout will have Pin A1 ID on the top left corner (Figure 2). 6. The cover tape shall have a total peel strength of from 0.1 N to 1.0 N (i.e., 10 grams to 100 grams calibrated scale reading). The direction of pull shall be opposite the direction of carrier tape travel, so that the cover tape makes an angle of 165 to 180 with the top of the carrier tape. The carrier and/or cover tape shall be pulled with a velocity of 300mm ±10mm/min during peeling. Figure 3. Maximum allowable rotation of a CSP inside the tape-and-reel pocket. PCB Assembly Process Design and Implementation for WL-CSP Reference: IPC-7094 Design and Assembly Process Implementation for Flip-Chip and Die-Size Components PCB Design Criteria References: IPC-A-600 Acceptability of Printed Boards IPC-6011 Generic Performance Specification for Printed Boards IPC-6012 Qualification and Performance Specification for Rigid Printed Boards IPC-6013 Qualification and Performance Specification for Flexible Printed Boards IPC-6016 Qualification and Performance Specification for High-Density Interconnect (HDI) Layers or Boards IPC-D-279 Design Guidelines for Reliable Surface-Mount Technology Printed Board Assemblies IPC-2221 Generic Standard on Printed Board Design IPC-2222 Sectional Design Standard for Rigid Organic Printed Boards IPC-2223 Sectional Design Standard for Flexible Printed Boards IPC-2226 Design Standard for High-Density Array or Peripheral Leaded Component Mounting Structures 1. The design layout for the WL-CSP component should be at the most neutral location of mechanical stress Page 4 of 12
5 and strain; it should be shrouded by much taller adjacent components, wherever possible. 2. For all two-sided PCB assembly designs, align a much larger compliant package on the opposite side at the WL-CSP centroid location. Land Pattern Design Reference: IPC-7351 Generic Requirements for Surface-Mount Design and Land Pattern Standard Two types of land patterns are used for surface-mount packages (see Figure 4 and Table 1). 1. Solder Mask Defined (SMD) SMD pads are open metal surfaces with defined solder mask openings. The solder mask opening is smaller than the metalized feature. Solder mask material used to define the opening is commonly LPI (liquid photoimageable), and must have suitable material properties to survive all SMT processing requirements. 2. Nonsolder Mask Defined (NSMD) NSMD pads (Figure 5) are metal-defined pads that have an associated solder mask clearance around the pad. The solder mask opening is larger than the metalized pad. The solder mask material used to define the opening is commonly LPI, and must have suitable material properties to survive all SMT processing requirements. Figure 4. SMD vs. NSMD PCB land pad design for WL-CSP. Page 5 of 12
6 Figure 5. Illustration of a microsection of a PCB nonsolder mask defined pad (NSMD). 1. To choose between NSMD and SMD pads, all power, ground, and signal-routing requirements must be understood. 2. Due to component pitch, NSMD pads can eliminate layout issues. Using microsized vias is another approach to reduce layout issues. 3. Special microvia designs can eliminate surface spacing requirements, e.g., a "via in pad" design. 4. Placing a via next to the pad, if spacing permits, will also help reduce layout issues, e.g., the "dog-bone" feature. 5. Do not mix pad styles in a PCB design for the same package type. 6. Solder mask is recommended between all pads. 7. Trace widths connected to pads should be < ½ pad diameter, with symmetry on all sides of the WL-CSP grid array land pattern. Table 1. Selection of WL-CSP Land Pad Design (microns) WL-CSP Ball Pitch Nominal Ball Size Diameter Standard Land Size Reduction Nominal Land Size Diameter Land Size Diameter Range % to % to % to 225 Page 6 of 12
7 Metal Surface Coating 1. Organic solderability preservative (OSP) 2. Electroless nickel/immersion gold (ENIG) 3. Immersion tin plating: hot-air solder level (HASL) tin plating is not recommended. Pb-Free Assembly PCB Material 1. High-temperature FR4-FR5 glass-epoxy laminate, Tg (glass transition temperature), of 170 C for Pbfree/RoHS solder reflow assembly process. 2. Optional BT laminate material. 3. Phenolic-cured glass epoxy laminate material: dicyandiamide ("dicy") cured FR4 material is not recommended for multiple-pass Pb-free reflow assembly. Solder Paste Print Stencil Aperture Design Reference: IPC-7525 Guidelines for Stencil Design Maxim performs solder paste printing for all 0.5mm pitch WL-CSP assembly. Aperture Shape 1. Square is preferred over round for improved solder paste release from the stencil. 2. Trapezoidal sidewalls with bottom surface opening larger than at the top. 3. Square angles in the aperture can be slightly rounded to prevent residual solder paste from remaining in aperture corners. PCB Solder Attach Material 1. Use solder and flux materials that are compatible with the solder ball alloy. 2. Use low halide material. 3. No-clean flux resin/rosin system for elimination of postassembly cleaning process. 4. Type 3 or Type 4 size solder paste. Page 7 of 12
8 SMT Process Flow Solder Stencil Fabrication Use laser-cut stainless-steel foil with electropolishing or nickel-base electroformed (E-form) metal foil processes. The nickel E-form process is more expensive, but offers the most repeatable solder paste deposition from ultrasmall apertures. It also has the advantage of being formed to any customer-required stencil thickness. Automated Component Placement 1. Stationary Tape-and-Reel feeder bases are required. Sliding feeder bases can result in excessive component loss. 2. Use only vacuum pickup nozzles with camera vision or laser alignment component-centering methods. Mechanical centering options may not be used. 3. Placement height must be accurately determined at the PCB surface, with Z-axis overtravel set to zero or slightly negative. The same applies to the component pickup position on the tape-and-reel feeder. 4. All WL-CSP silicon die component, vertical compression forces should be controlled and monitored. It is suggested that the placement force be programmed towards the machine's lower spec limit and with reduced placement head speed. It is recommended that component placement force measurement verification be performed as a requirement of the machine setup procedure for all silicon die packages. Component placement machine manufacturers may offer special low-force nozzle options and compliant tip materials for silicon-die package assembly. 5. Tooling may be required to prevent PCB deflection during placement. Option 1: Custom-designed rigid PCB panel carrier/pallet for all second-pass assembly operations is recommended as the most reliable method to eliminate potentially damaging PCB deflection to all bottomside component interconnections, including at subsequent assembly operations. Option 2: Adjustable-pin bottomside PCB supports can be utilized for all second-pass assembly pick-and-place machine operations, and should be required wherever high-force or high-mass component placements operations are required. These inexpensive tools may be provided as standard equipment with the original machine purchase, and can also be purchased directly from the machine manufacturer. Page 8 of 12
9 6. Only use vacuum pencil whenever special manual handling of any silicon die package is required. Solder Paste Reflow Reference: IPC J-STD-020 Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices, Moisture Sensitivity Level All Maxim WL-CSPs are compatible with industry-standard solder reflow processes. 2. Nitrogen inert-atmosphere reflow soldering is optional. However, the use of nitrogen inert-atmosphere reflow has demonstrated increased Pb-free WL-CSP component centering forces to PCB pads vs. airatmosphere reflow. (See Figures 6 and 7.) 3. Forced gas-convection reflow ovens are recommended. 4. WL-CSP solder-bump components are qualified for up to three standard reflow cycles. Figure 6. Typical reflow temperature profile for eutectic SnPb solder ball WL-CSP. Page 9 of 12
10 Figure 7. Typical reflow temperature profile for Pb-free SAC solder-ball WL-CSP. Note: 1) Soak for 150s to 210s over region bounded by green lines; 2) time above 220 C is 60s to 90s; 3) time above 235 C is 10s to 30s; 4) time to peak temperature is 240s to 360s. Reference: J-STD-202 Rev D, Tables , and 5.2. NOTE: The above profiles are provided for reference only. Actual reflow profiles should be optimized for specific reflow furnace, solder paste, component(s), and PCB assembly process. 5. 2D tansmission X-ray or 3D X-ray laminography is recommended as a postreflow solder-joint inspection monitoring method for solder shorts, insufficient solder, voids, and potential solder opens. Rework of WL-CSP Rework should only be performed using a controlled and qualified process which prevents mechanical and ESD damage to the silicon-die circuit package. Focused infrared technology is recommended for ball-array-package rework over traditional hot gas BGA rework systems. Focused IR allows for pin-point accuracy, reflow removal, and replacement of even the smallest CSP on a high-density circuit assembly without adjacent component contact heating. Pack and Ship To prevent damage to the WL-CSP package, care must be taken in the packing and shipping of all WL-CSP assemblies and subassemblies. Page 10 of 12
11 Maxim WL-CSP Reliability Data Maxim WL-CSP Qualification Requirements Reference: JESD47 Stress-Test-Driven Qualification of Integrated Circuits Reliability tests detailed in Tables 2 and 3 were performed to qualify Maxim WL-CSPs. Optional tests can also be performed as needed. Table 2. Wafer-Level Tests Reliability Test High-Temperature Storage Life (HTSL) Moisture Sensitivity Level 1 Solder Reflow (MSL 1) Test Condition and Sampling Plan JESD22-A103 (150 C/1000 hours, no bias; three lots with 0/77 per lot) J-STD-20 (three reflow passes at 260 C max peak temperature; three lots with 0/150 per lot) Table 3. Board-Level Tests (WL-CSP Mounted on 1.0mm Thick FR4 FR5 Board) Reliability Test Test Condition and Sampling Plan High-Temperature Operating Life (HTOL) Drop Test (DT) Temperature Cycling (TC) Test Temperature Humidity and Bias (THB) Steady State JESD22-A108 (135 C ambient, with bias, 1000 hrs; three lots with 0/77 per lot) JESD22-B111 (1500Gs, 0.5msec, half sine pulse; one lot with 0/60, 150 drops min) JESD22-A104 condition G (-40 C to +125 C, 1000 cycles, ramp rate 11 C/minute, dwell = 15 minutes, one cycle/hour; three lots with 0/77 per lot) JESD22-A101 (85 C, 85% RH, max operating voltage; three lots with 0/77 per lot) The results of Maxim's WL-CSP product reliability tests are listed below in Tables 4 through 8. Pb-free WL-CSP products on 0.5mm bump pitch up to 6 x 6 bump arrays have been fully qualified. Maxim Pb-Free (SAC305) WL-CSP Reliability Test Data NOTE: SAC305 solder ball (LF45), Sn96.5/Ag3.0/Cu0.5 metals composition by weight. Table 4. Wafer-Level High-Temperature Storage Life (HTSL) Test Data (Three Lots) High-Temp Storage (HTS) 500hr 1000hr 6 x 6 array 0/240 0/240 5 x 4 array 0/154 0/154 3 x 3 array 0/180 0/180 3 x 4 array 0/231 0/231 Table 5. Wafer-Level Moisture-Sensitivity Level 1 Reflow Preconditioning Test Data (Three Lots) Moisture Sensitivity Level 1 Conditions Results 6 x 6 array 3x reflow passes, 260 C max 0/150 5 x 4 array 3x reflow passes, 260 C max 0/150 3 x 3 array 3x reflow passes, 260 C max 0/90 (two Lots) 3 x 4 array 3x reflow passes, 260 C max 0/450 Page 11 of 12
12 Table 6. Board-Level Drop-Test Data (Cumulative Fails) Drop Test 30x 50x 100x 150x 200x 300x 400x 500x 6 x 6 array 0/120 0/120 0/120 0/120 0/120 0/120 0/120 0/120 Table 7. Board-Level Accelerated Temperature Cycling (TC) Test Data (Three Lots) Temperature Cycle Test 250x 500x 750x 1000x 6 x 6 array 0/231 0/231 0/231 0/231 5 x 4 array 0/231 0/231 0/231 0/231 3 x 3 array 0/135 0/135 0/135 0/135 3 x 4 array 0/231 0/231 0/231 0/231 Table 8. Board-Level High-Temperature Operating Life (HTOL) Test Data (Three Lots Each) HTOL Test 500hr 1000hr 6 x 6 array 0/45 0/45 5 x 4 array 0/45 0/45 3 x 3 array 0/40 0/40 UCSP is a trademark of Maxim Integrated Products, Inc. Application Note 1891: More Information For technical support: For samples: Other questions and comments: Automatic Updates Would you like to be automatically notified when new application notes are published in your areas of interest? Sign up for E . AN1891, AN 1891, APP1891, Appnote1891, Appnote 1891 Copyright by Maxim Integrated Products Additional legal notices: Page 12 of 12
Wafer Level Chip Scale Package (WLCSP)
Freescale Semiconductor, Inc. Application Note Document Number: AN3846 Rev. 4.0, 8/2015 Wafer Level Chip Scale Package (WLCSP) 1 Introduction This application note provides guidelines for the handling
More informationSURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS
Application Note AN-40-014 SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS DATE ISSUED: January 4, 2012 AN-40-014 Rev.: A M150261 (04/14/15) File: AN40014.doc Page 1 of 10 1.0 Introduction Mini-Circuits
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationAdditional Information, DS6, March Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages
Additional Information, DS6, March 2008 Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages Edition 2008-03 Published by Infineon Technologies AG 81726 München, Germany 2008
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationAdditional Information, DS4, May Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages
Additional Information, DS4, May 2008 Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages Edition 2008-05 Published by Infineon Technologies AG 81726 München,
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationATS Document Cover Page
221-008 Item Rev Status: RELEASED printed 9/20/2017 2:27:42 PM by Les Deenin ATS: OPERATIN PROCEDURE ATS Document Cover Page Responsible Department: Supply Chain This copy is uncontrolled unless otherwise
More informationQuality and Reliability Report
Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationStandard for handling, packing, shipping and use of moisture/reflow sensitive surface mount devices
This is a preview - click here to buy the full publication,(&3$6 Edition 1.0 2000-08 Standard for handling, packing, shipping and use of moisture/reflow sensitive surface mount devices 38%/,&/
More informationUBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted
Rev 2.5 UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted Key Features Ultra broadband performance up to 60 + GHz Resonance free Phase stability Ultra high stability of capacitance
More informationPower quad flat no-lead (PQFN) package
NXP Semiconductors Application Note Document Number: AN2467 Rev. 5.0, 7/2016 Power quad flat no-lead (PQFN) package 1 Purpose This document provides guidelines for handling and assembly of NXP PQFN packages
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationQuality and Reliability Report
Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationPb-free Challenges for High Complexity Products. inemi Jan 16 th 2008
Pb-free Challenges for High Complexity Products inemi Jan 16 th 2008 All Rights Reserved Alcatel-Lucent 2007 Agenda RoHS 101 Typical complex of telecom products (different from consumable) Pb-free Concerns
More informationTMS320C6000 BGA Manufacturing Considerations
TMS320C6000 BGA Manufacturing Considerations David Bell C6000 Applications Team Abstract When designing with a high-density BGA package, it is important to be aware of different techniques that aid in
More informationThe Packaging and Reliability Qualification of MEMS Resonator Devices
The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:
More information14. Designing with FineLine BGA Packages
14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationGeneral Purpose Chip Resistors MCMR Series
Description The resistors are constructed in a high grade ceramic body (aluminium oxide). Internal metal electrodes are added at each end and connected by a resistive paste that is applied to the top surface
More informationPCB ASSEMBLY PROCESS DEVELOPMENT AND CHARACTERIZATION OF 0.3MM µcsp PACKAGES
PCB ASSEMBLY PROCESS DEVELOPMENT AND CHARACTERIZATION OF 0.3MM µcsp PACKAGES Wu WeiPing (Jonathan), Restyfonte Familara, L.M. Lim, Mohd Yusuf 1 Girish Wable 2 Jabil 1 Penang, Malaysia 2 St. Petersburg,
More informationQ&A ThinPAK 8x8. New leadless SMD package for CoolMOS. May 2010 V 1.1
Q&A ThinPAK 8x8 New leadless SMD package for CoolMOS May 2010 V 1.1 Contents Package outline Manufacturing Package quality Materials and packing Electrical and thermal characteristics General 2010-01-14
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More information3.0x2.0mm SMD LED WITH CERAMIC SUBSTRATE. PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue. Features. Material as follows: Package Dimensions
PRELIMINARY SPEC Part Number: AT3020QB24ZS-RV Blue ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Features 1.Dimensions : 3.0mm X 2.0mm X 0.8mm. 2.Higher brightness.
More informationAdvances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials
Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes Michael J. Carmody Chief Scientist, Intrinsiq Materials Why Use Copper? Lower Cost than Silver. Print on Numerous Substrates.
More informationMixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement
Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010
More informationComponent Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version
Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.
More information1/2W, 0612 Low Resistance Chip Resistor (Lead / Halogen Free)
1/2W, 0612 (Lead / Halogen Free) 1. Scope This specification applies to 1.6mm x 3.2mm size 1/2W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation RL1632W
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationRecent Advances in Die Attach Film
Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The
More informationSMD Technical Data Sheet High Power Green LED LH5070GCZ1.LW01
SMD Technical Data Sheet High Power Green LED LH5070GCZ1.LW01 Features High power green LED ( 7.0 x 5.0 x 1.3 mm ) Lead frame package with individual 6 pins 1 chip inside 1 zener inside Wide view angle
More informationWorkShop Audace. INSA ROUEN 8 juin 2012
WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability
More informationIPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA
IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions
More informationMulti-Layer Ferrite Inductors
Multi-Layer Ferrite Inductors ORDERING CODE IF 1608 R56 J T S 8 PRODUCT CODE IF : Multilayer Ferrite Inductor (Lead Free) DIMENSION (L X W) Code Dimension EIA 1005 1.0 x 0.50 mm 0402 1608 1.6 x 0.80 mm
More informationParameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit
PRELIMINARY SPEC Part Number: KT-3228ZG10ZS-RV Green ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Absolute Maximum Ratings at TA = 25 C Parameter Symbol Value Unit
More informationEffects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards
Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards Gregory K. Arslanian, Minfa Lin, Amy Wressell, Tom Mebrahtu, Victor Wang Air Products and Chemicals
More informationFlexible Printed Circuits Design Guide
www.tech-etch.com/flex Flexible Printed Circuits Design Guide Multilayer SMT Assembly Selective Plating of Gold & Tin-Lead Fine Line Microvias Cantilevered & Windowed Leads 1 MATERIALS CONDUCTOR Copper
More informationLow CTE / High Tg FR-4 with High Heat Resistance
Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal
More informationTECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014
1 P age Revised January 9, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant
More informationPulse White Paper Regarding RoHS Compliance
Pulse White Paper Regarding RoHS Compliance Table of Contents Executive Summary... 2 Background/History... 3 Materials Selection... 3 Testing/Validation... 4 Implementation/Conclusion... 5 References...
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationcontaminated, or if the location of the assembly house is well above sea level.
VAPOR PHASE REFLOW S EFFECT ON SOLDER PASTE RESIDUE SURFACE INSULATION RESISTANCE Karen Tellefsen. Mitch Holtzer, Corne Hoppenbrouwers Alpha Assembly Solutions South Plainfield, NJ, USA Roald Gontrum SmartTech
More informationBOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES
BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in
More informationRF Transformer (Stabilized Matching Device) SMST18 series
1 Features RF Transformer Stabilized Matching Device is RF impedance matching component. You can adjust impedance matching easily between antenna and feeding point, when you use RF Transformer. RF Transformer
More informationRe tinning Components for Hi Rel Assembly
Hi rel Soldering Re tinning Components for Hi Rel Assembly Alan Cable, President, ACE Production Technologies Lead tinning has experienced a surge in popularity recently for a number of reasons, even though
More informationXilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014
Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014 CF (IBM) vs CN (Kyocera) Packages Page 2 Comparison between IBM (CF) and Kyocera (CN) Packages
More informationTECHNICAL DATA SHEET 1 P a g e Revised August, 2014
1 P a g e Revised August, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant
More informationSystem Level Effects on Solder Joint Reliability
System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on
More informationChange Summary of MIL-PRF Revision K
Throughout the document Add class Y. Add class Y non-hermetic for space application QML products to the MIL-PRF-38535., Class Y task group and Space community. Throughout the document Update Non-government
More informationReliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates
Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Minja Penttilä, Kauppi Kujala Nokia Mobile Phones, Research and Technology Access Itamerenkatu
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationInductors. 1 Rev
Inductors Content Multi-Layer Power Inductors (IP Series)... 2 Ordering Code... 2 Standard External Dimensions... 3 Multi-Layer Ferrite Inductor for General Use (F Type)... 4 Multi-Layer Power Inductor
More informationInterconnection Reliability of HDI Printed Wiring Boards
Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationCharacterizing the Lead-Free Impact on PCB Pad Craters
Characterizing the Lead-Free Impact on PCB Pad Craters Brian Roggeman and Wayne Jones Advanced Process Lab Universal Instruments Corp. Binghamton, NY 13902 Abstract Pad cratering in Printed Circuit Boards
More informationTaking the LED Pick and Place Challenge
Taking the LED Pick and Place Challenge Joshua J. Markle Cree, Inc. Joshua_markle@cree.com Abstract For the past few years there has been a shift in the Lighting Industry that has carried over to the surface
More informationCree XLamp ML-B LEDs. Table of Contents. CLD-DS39 Rev 7I. Product family data sheet
Product family data sheet CLD-DS39 Rev 7I Cree XLamp ML-B LEDs Product Description The Cree XLamp ML-B LED brings lighting-class reliability and performance to 1/4-watt LEDs. The XLamp ML-B LED expands
More informationPCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD
NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer
More informationTopview 5630 Red SMD LED
Topview 5630 Red SMD LED 1. Features - Chip High-Luminosity SMD LED - 5.6 x 3.0 x 0.9 mm (L x W x H), 4-Pin, Small Size Surface Mount Type - Wide Viewing Angle - Long Operating Life - MSL 3 2. Applications
More informationGRAPHIC MANUFACTURING CAPABILITY Q217-18
All features are design dependent and may not be achievable in combination Reduced Yield / Special values up ( or down ) to the standard limit are design and application dependent Standard features only
More informationCeramic Column Grid Array Design and Manufacturing Rules for Flight Hardware
GODDARD TECHNICAL STANDARD GSFC-STD-6001 Goddard Space Flight Center Approved: 02-22-2011 Greenbelt, MD 20771 Expiration Date: 02-22-2016 Superseding GSFC-STD-XXXXR Ceramic Column Grid Array Design and
More informationRecommended Land Pattern: [mm] Stencil Suggestion:
Dimensions: [mm] Recommended Land Pattern: [mm] Properties: Properties Value Unit Thread M3 Inner Diameter Ø ID 4.2 mm O 6,0 G u 0,1 1,0 O 4,2 sectional drawing - M 3,0 Suggested Solder pad Non plated
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationGuide for Conformal Coated Tantalum Capacitors
Guide for Conformal Coated Tantalum Capacitors INTRODUCTION Tantalum electrolytic capacitors are the preferred choice in applications where volumetric efficiency, stable electrical parameters, high reliability,
More information1/2W, 0805 Low Resistance Chip Resistor (Lead / Halogen free)
1. Scope 1/2W, 0805 (Lead / Halogen free) This specification applies to 1.2mm x 2.0mm size 1/2W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation RL
More informationNARROW PITCH (0.4mm) CONNECTORS P4S SERIES
FOR BOARD-TO-BOARD AND BOARD-TO-FPC CONNECTION AXT3, 4 NARROW PITCH (0.4mm) CONNECTORS P4S SERIES NEW 2. Strong resistance to adverse environments! Utilizes construction for high contact reliability. 1)
More informationReliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.
Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect
More informationGuide for Molded Tantalum Capacitors
Guide for Molded Tantalum Capacitors INTRODUCTION Tantalum electrolytic capacitors are the preferred choice in applications where volumetric efficiency, stable electrical parameters, high reliability,
More informationGuide for Tantalum Solid Electrolyte Chip Capacitors with Polymer Cathode
Guide for Tantalum Solid Electrolyte Chip Capacitors with Polymer Cathode INTRODUCTION Tantalum electrolytic capacitors are the preferred choice in applications where volumetric efficiency, stable electrical
More informationQualification and Performance Specification for Flexible Printed Boards
Qualification and Performance Specification for Flexible Printed Boards Developed by the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) of IPC
More informationRecommended Land Pattern: [mm]
Dimensions: [mm] Recommended Land Pattern: [mm] Properties: 4,5 Material Recommended Working Height Copper Beryllium (CuBe) gold-plated(au) 1-1.2 mm 1 ref. 1 ref. 1,6 ref. 2,8 ±0,2 3,2 ±0,2 0,5 ref. 0,08
More informationPrecision Engineered Parts
Precision Engineered Parts Photoetching Laser Cutting Forming Finishing Thin Metal Parts Flexible Circuits EMI Shielding Gaskets www.tech-etch.com PHOTOETCHING Tech-Etch specializes in the manufacture
More informationSMD LED Product Data Sheet LTW-C235DCKF-5A Spec No.: DS Effective Date: 06/22/2010 LITE-ON DCC RELEASE
SMD LED Product Data Sheet LTW-C235DCKF-5A Spec No.: DS22-2008-0121 Effective Date: 06/22/2010 Revision: B LITE-ON DCC RELEASE BNS-OD-FC001/A4 LITE-ON Technology Corp. / Optoelectronics No.90,Chien 1 Road,
More informationBoard Assembly MANUFACTURING TECHNOLOGIES. Wave and Selective Soldering... 48
Board Assembly Dr. Dongkai Shangguan, Flextronics, Chair Dr. Ravi Bhatkal, Cookson Electronics, Co-Chair David Geiger, Flextronics, Co-Chair CONTENTS: Board Assembly... 1 Executive Summary... 1 Introduction...
More informationTECHNICAL DATA SHEET 1 P a g e Revised June, 2015
1 P a g e Revised June, 2015 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant
More informationPackage Mounting Guide BGA
Package Mounting Guide Revision 1.0 2017-03 2017-03-17 1 / 16 Rev. 1.0 2017 Toshiba Corporation Table of Contents Package Mounting Guide Preface... 4 Purpose of this document... 4 Intended Audience...
More informationReference Only. Spec. No. JENF243D-0006K-01 P 1/ 8
Spec. No. JENF243D-0006K-01 P 1/ 8 Chip EMIFIL LC Combined Monolithic NFL21SP X1C Reference Specification 1. Scope This reference specification applies to Chip EMIFIL LC Combined Monolithic Type NFL21S
More informationYOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT
YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f
More informationCOFAN USA. Meeting your Project needs.
COFAN USA Meeting your Project needs www.cofangroup.com PCB Substrate Pre-preg Category SEKISUI Laird T-Clad Denka PCB Substrate Pre-preg Category In the PCB industry, there are a couple major Pre-preg
More informationInvenSense MEMS Handling
InvenSense MEMS Handling Application Note PURPOSE AND SCOPE This document provides preliminary information and general guidelines for assembling InvenSense Micro Electro-Mechanical Systems (MEMS) motion
More informationRecommendation for Handling and Assembly of Infineon Hallsensor PG-SSO Packages
Recommendation for Handling and Assembly of Infineon Hallsensor PG-SSO Packages Additional Information DS4, August 2012 Edition 2012-08-06 Published by Infineon Technologies AG 81726 Munich, Germany 2012
More informationCeramos Gen 5 Details on Handling and Processing Application Note
Ceramos Gen 5 Details on Handling and Processing Application Note Abstract This application note provides information on handling and processing of the CERAMOS Gen5 (CUW CFUP). CERAMOS Gen5 CUW CFUP The
More informationBecoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant
Automotive Electronics Becoming Lead Free Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant 1 Agenda 1. Leadfree Electronics Drivers 2. Requirements 3. Areas of Impact 4.
More informationEmbedding Passive and Active Components: PCB Design and Fabrication Process Variations
Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract Embedding components within the PC board
More informationHigh Stability Resistor Chips (< 0.25 % at Pn at 70 C during 1000 h) Thick Film Technology
High Stability Resistor Chips (< 0.25 % at Pn at 70 C during 0 h) Thick Film Technology thick film resistor chips are specially designed to meet very stringent specifications in terms of reliability, stability
More informationPackage Information : WSOF5
Package Information : WSOF5 1. Package Information Package Name WSOF5 Type SOP Pin Count 5 Outline Dimension Drowing No. EX129-5001 Package Weight [g] 0.0028 Lead Finish Pure Tin MSL Level Level3 2. Package
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationSystem in Package: Identified Technology Needs from the 2004 inemi Roadmap
System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It
More informationAdvancements In Packaging Technology Driven By Global Market Return. M. G. Todd
Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging
More informationNo-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability
No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability Eric Bastow Indium Corporation Utica, NY No-clean soldering processes dominate the commercial electronics manufacturing
More informationA STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS
A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS G.Milad, D.Gudeczauskas, G.Obrien, A.Gruenwald Uyemura International Corporation Southington, CT ABSTRACT: The solder joint formed on an ENEPIG surface
More information