Innovative MID Plating Solutions

Similar documents
Metallization of MID Dec 2 010

Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Three-Dimensional Molded Interconnect Devices (3D-MID)

Challenges for Embedded Device Technologies for Package Level Integration

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Maximum MAX662 12V DC-DC Converter

Rockwell R RF to IF Down Converter

Motorola MC68360EM25VC Communication Controller

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

QFN Challenges: Second Bond Improvement to Eliminate the Weak Stitch (Fish Tail) Failure Mechanism on Pre Plated Lead Frame

UMC UM F-7 2M-Bit SRAM

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

Today s challenges. Introduction

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

10 Manor Parkway, Suite C Salem, New Hampshire

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Motorola MPA1016FN FPGA

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Various Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components

What are molded interconnect devices?

Cu-Al intermetallic growth behaviour study under high temperature thermal aging

Future Electronic Devices Technology in Cosmic Space and Lead-free Solder Joint Reliability

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

Wire Bonding in Microelectronics

Oki M A-60J 16Mbit DRAM (EDO)

Dallas Semicoductor DS80C320 Microcontroller

Cu Bond Wire Reliability and Decapsulation Process

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

Failure Modes in Wire bonded and Flip Chip Packages

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies

NKK NR4645LQF Bit RISC Microprocessor

ACI BASIC DESIGN RULES

surface. As heat and ultrasonic energy soften the wire and pad metallization the bonding tool deforms the bonding wire against the bond pad and forms

Lattice isplsi1032e CPLD

Contents. Preface... V

3M Anisotropic Conductive Film 5363

Fine Pitch P4 Probe Cards

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011

Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.

LOW-PRESSURE DC PLASMA CLEANING ON LEADFRAME SURFACE. Piti Sinnuntasen*, S.Tipawan Khlayboonme, and Warawoot Thowladda

EMS Electronic Manufacturing Services Excellence in quality and reliability.

THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES. I. V. Kadija J. A. Abys

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

MTS Semiconductor Solution

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH

Automotive Electronics Council Component Technical Committee

Abstract. Key words. I. Introduction

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

VTC VM365830VSJ Pre-Amp

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Beam Lead Attachment Methods. Application Note 992

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

DEC SA-110S StrongARM 32-Bit Microprocessor

The Shift to Copper Wire Bonding

Cree EZ-p LED Chips Handling and Packaging Recommendations

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG

3M Anisotropic Conductive Film (for Touch Screen Panel)

CONSTRUCTIONAL ANALYSIS FOR QFN STACKED DIE FAILURE IDENTIFICATION. Universiti Kebangsaan Malaysia UKM Bangi,Selangor, Malaysia

EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT

Technical Note. Micron Wire-Bonding Techniques. Overview. Wire Bonding Basics. TN-29-24: Micron Wire-Bonding Techniques Overview

5. Packaging Technologies Trends

Application Note AN 992

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

SGS-Thomson M28C K EEPROM

Stanyl ForTii. New packaging technology enabling integration ti of Magnetics and Semiconductors in one component. August, 2010

MID Manufacturing: Advances in

Working Around the Fluorine Factor in Wire Bond Reliability

Bonding Wires for Semiconductor Technology

Wire Bond / Ball Shear Application Note

CONNECTORS & CORDS: Laser Lays it On

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

SGS-Thomson L4990 Controller

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

NEC 79VR5000 RISC Microprocessor

LPKF LDS Prototyping. Technology, Process Steps and Systems

National Semiconductor LM2672 Simple Switcher Voltage Regulator

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

Beam Lead Device Bonding to Soft Substrates. Application Note 993

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types

Hitachi A 64Mbit (8Mb x 8) Dynamic RAM

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

Overpad Metallizations and Probe Challenges

Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint

Fig 1. Typical application for thick film on ceramic substrates (simplified)

Quality and Reliability Report

1 mw/[] Bond-Able Post-Passivation Interconnect for Power Management Technologies.

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

Transcription:

Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1

MacDermid: Specialty Chemical Solutions Over 2000 Worldwide Employees in 23 Countries Over 3500 Customers Served Worldwide by Direct Sales/Service Organizations Electronics Solutions Industrial Solutions Printing Solutions 2

MacDermid: MID Metallization A Merger of Surface Finishing Innovations Plating on Plastics Used for Decorative and Functional coatings Electroless Copper for Electronics 3 A combined expertise in POP and electronics plating applications remain crucial in the development and optimization of MID plating processes.

MID Technology Molded Interconnect Device (MID) Defined as an injection molded thermoplastic substrate which incorporates a conductive circuit pattern integrating mechanical and electrical functions Today s Market Growth in MID is a result of advances in plastic materials and the development of Laser Direct Structuring (LDS) Majority of production volume still remains in antennas for mobile communication devices including mobile phones, laptops, tablets, etc. Medical Smart phones Laptops Growth opportunities in additional markets Automotive, medical, and lighting Opens up capabilities in design and function New options for miniaturization for form and fit Lighting Automotive 4

MID Industry Drivers and Trends Fine Pitch Technology Opens design capabilities Miniaturization SMT Capability Reflow resistant plastics Solderable surface finishes Wire bond capability Proper choice of plastics, plating thickness, surface roughness and final finish Lighter design Integrating circuitry with existing part to reduce number of components Power and Style Integrating circuitry to provide opportunities for future designs 5

Wire Bonding to MID Issues, Considerations, Current Capabilities 6

Wire Bonding K&S 4524A Manual Wire Bonder Wire bonding is currently the most widely used IC to leadframe interconnection process. Microscopic gold wire (18 30 micron) is thermosonically welded from connections on IC to connections on frame for interaction with PCB. 7

Problems with MID wire bonding COB IC Substrate Molded Interconnect Device Optical Microscope 832x Optical Microscope 832x IC substrates based off of conventional materials are very smooth after plating. The final roughness of MIDs finished for wire bonding is too rough for consistent wire bonding. 8

Types of Wire Bonding Overview Conventional Gold Ball Stitch Bonding Involves placing the first bond onto the IC (the ball bond) and the second bond onto the lead frame (the wedge bond). SSB (Stand off Stitch Bonding) A type of wire bonding method recently developed and put into practice at many wire bonding applications which involve unconventional surface types (composition / type / etc). With SSB bonding, a gold stud is first placed on the area where the wedge bond will finally be placed. The ball bond is placed on the IC pad. Finally, the wedge bond is placed on top of the gold stud. This gives the wedge bond the high strength of a ball bond, with the flexibility imparted by gold wire bonding. 2 nd bond (wedge bond) 1 st Bond (ball bond) 2 nd bond (wedge bond) 1 st Bond (ball bond) Stud (ball bond) Conventional Gold Ball Stitch Bonding Stand Off Stitch Bonding 9

SSB Bonding Overview A comparison of conventional gold wire bonding vs. stand off stitch wire bonding on MID substrates. Conventional Gold Ball Stitch Bonding Stand Off Stitch Bonding 1st 2nd 2nd 3rd 1st Step 1 1 st bond Step 2 Place stitch Step 1 Place stud Step 2 Place 1 st bond Step 3 Place stitch onto stud 10

Experiment Design / Overview To determine the benefit of copper plating thickness on wire bond reliability Samples are plated with 6, 12, 18, 30 microns of electroless copper and then finished with MacDermid ENEPIG Test responses: % Successful bond formation % Proper stitch bond formation Wire bonding destructive pull testing SEM micrograph of stand off stitch bonds Cu metallization thickness by X ray fluorescence Topography by 3d microscope Roughness by ZYGO interferometry Conclusions 11

Experimental Results Overview Sample Bonding Type % NSOL %Poor Wedge Formation Wire Bond Average Wire Bond Min Wire Bond Max Standard Deviation 6.0 um Conventional 98.0% 100.0% n/a n/a n/a n/a SSB 0.0% 0.0% 9.336 7.291 11.985 1.205 12.0 Conventional 14.0% 74.4% 9.916 1.137 12.378 2.477 um SSB 0.0% 0.0% 9.710 7.700 12.258 0.963 18.0 um 30.0 um Conventional 2.0% 32.7% 9.958 7.813 11.648 0.924 SSB 0.0% 0.0% 10.011 6.173 11.264 1.135 Conventional 0.0% 14.0% 10.208 6.234 11.463 1.313 SSB 0.0% 0.0% 10.252 9.031 11.583 0.730 50 bonds tested for each sample. 1 mil gold wire, 99.99% Au, 3 5% elongation, 8gm breaking load. 12

Experiment Results Bond Formation Non Stick On Lead Appearance % Successful Bonding With Increasing Cu MID Thickness Conventional Stand off Stitch 120% Successful Bonding Appearance % Bond Formation 100% 80% 60% 40% 20% 0% 6.0 12.0 18.0 30.0 Electroless Copper Thickness (micron) NSOL Non Stick On Lead. NSOL will stop wire bonding automatic process. 13

Experiment Results Poor Bond Appearance % Proper Bond Formation with Increasing Cu MID thickness Poorly formed stitch bond Conventional Stand off Stitch 120.0% % Proper Bond Formation 100.0% 80.0% 60.0% 40.0% 20.0% Properly formed stitch bond 0.0% 6.0 12.0 18.0 30.0 Electroless Copper Thickness Conventional wire bonding on rough MID will have occurrence of poorly formed stitch bonds. Stitch bonds are always flat with stand off stitch bonding on MID. 14

Experiment Results Destructive Pull Test Wire Bond Pull Test Increasing Cu MID Thickness 14 Wire break force (grams) 12 10 8 6 4 2 0 n/a (bonding not possible) 6.0 12.0 18.0 30.0 Conventional 0 9.916 9.958 10.208 Stand off Stitch 9.336 9.710 10.011 10.252 XYZTEC Condor Pull Testing Apparatus Conventional Stand off Stitch Statistics 50 bonds Bonding wire 1mil, 99.99% Au, 8 gm min. BL, 3 5% elongation Failure 5 grams or lower Pull Testing Diagram 15

Actual Part Design Wire Bonded with SSB Stand off Stitch Bond tests on MID Chip Substrate for Electronic Device Plated with MacDermid Cu ENEPIG IC Placement Area Image permission from Emerson and Molex. 16

6 micron Cu SSB Wire Bond SEM Micrographs 500x 1000x 12 micron Cu 100x 100x 500x Note the high roughness of substrate on the 5.7 micron Cu sample. Sample gets smoother at higher thickness Cu. 17 1000x

18 micron Cu Wire Bond SEM Micrographs 500x 1000x 30 micron Cu 100x 100x 500x 1000x Note the smoother surface given by building the Cu metallization to higher thicknesses. The higher the thickness, the greater chance for extraneous plating. 18

Thickness by X Ray Fluorescence 35.00 Electroless Copper Thickness vs. Time 30.00 25.00 Microns Copper 20.00 15.00 10.00 Fischer X Ray Fluorescence Spectrometer 5.00 0.00 0 2 4 6 8 10 12 Hours Thickness measured by X ray fluorescence. 10 measurement average. Electroless copper can be built to virtually any thickness. Long plating times required for leveling effect. 19

Surface Roughness Bondability Impossible Poor Good Very Good Bondability with Conventional Bonding Excellent Excellent Excellent Excellent Bondability with Stand-off Stitch Bonding Optical microscope shows the surface gets visibly smoother as Cu thickness increases. Conventional wire bonding improves with thickness. Stand off stitch bonding can be successfully applied for all thicknesses. 20

Experiment Results ZYGO Interferometry Average Roughness Copper Thickness vs. Average Roughness 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1 0.9 0.8 0.7 0.0 5.0 10.0 15.0 20.0 25.0 30.0 35.0 Copper Plating Thickness (microns) ZYGO NewView 7100 Interferometer Zygo interferometer measures surface roughness attributes using light microscopy. Roughness decreases as plating thickness increases. 21

Conclusions The ability to wire bond to MIDs finished with Cu ENEPIG opens electronics engineering possibilities. Stand off Stitch bonding (SSB) broadens electroless plating process window saving time and money. High statistical reliability can be achieved wire bonding to MIDs using stand off stitch bonding. 22

There Are No Limits to MID