GRAPHIC MANUFACTURING CAPABILITY Q217-18

Similar documents
PRODUCTION SERVICE OF PRINTED CIRCUIT BOARDS (PCBS)

CANDOR Industries Inc. High Quality PCB Manufacturing Solutions

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

Manufacturing Capacity

- 1 - Contents. Date: Date changed Made by: PCB Technical. Accepted by: Gordon Falconer

Technology HF-Printed Circuits Rev For latest information please visit

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

How Printed Circuit Boards are Made. Todd Henninger Field Applications Engineer Midwest Region

Company Overview Markets Products- Capabilities

PCB Fabrication Specification

Flexible Printed Circuits Design Guide

Qualification and Performance Specification for Flexible Printed Boards

Technology Aluminium-IMS-PCBs Rev For latest information please visit

Annular Ring and Feature Clearances. Track to Feature Clearances

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

Stevenage Circuits Group

Insulated Metal Substrates

Ready For The Future 2016

Process & Capability Manual (Vol )

FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952.

Sales Presentation. GoldenTechCircuits Technology Co.LTD 鑫科电路技术有限公司. Professional QTA & HMLV PCB Manufacturer

Axiom Electronics LLC

Smart PCBs. Work

YANTAT PRINTED CIRCUIT (SHENZHEN) CO. LTD.

Equipment & Processes

Flex and Rigid-Flex Printed Circuit Design

IPC-2221B APPENDIX A Version 2.0 June 2018

ATS Document Cover Page

CMG: PCB CAM engineering, artwork, laser plotting CIPSA-TEC INDIA: PCB plant manufactoring located in Bangalore INDIC: PCB assembling located in

Why Flex? Capabilities. Why PCi?

Active Sales Associates

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan

Basic 4-layer manufacturing process

ALTIUMLIVE 2018: NAVIGATING THE COMPLEXITIES OF PCB MATERIAL SELECTION

IPC-6013A Amendment 1

(13) PCB fabrication / (2) Focused assembly

COFAN USA. Meeting your Project needs.

ALTIUMLIVE 2018: FLEX: SOMETHING NEW FOR EVERYONE

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

MACDERMID ENTHONE ELECTRONICS SOLUTIONS BLACKHOLE/ECLIPSE

NiP Resistor Manufacturing Overview

Implementation of IECQ Capability Approval using the IPC-6010 series of Standards

RO4835T Core/RO4450T Bonding Layers Multi-Layer Board Processing Guidelines

Flex and Rigid flex boards. 02/2013 Written by Zreik Anan

Space product assurance

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IPC Qualification and Performance Specification for Organic Multichip Module (MCM-L) Mounting and Interconnecting Structures IPC-6015

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Technology by MOS. printed circuit board technology for the future

PRINTED WIRING BOARDS, HIGH RELIABILITY, SPACE USE, GENERAL SPECIFICATION FOR

PRINTED WIRING BOARDS, HIGH RELIABILITY, SPACE USE, GENERAL SPECIFICATION FOR

Innovative PCB Solutions. Win time and flexibility benefit from Swiss quality. THE PCB CHALLENGE Doing it together

Fixed Resistors INSULATED ALUMINUM SUBSTRATES. Thermal Solutions for Hi Brightness LED Applications - Application Note

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING

PRINTED CIRCUITS HANDBOOK

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014

PERFORMANCE SPECIFICATION SHEET

FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect Printed Circuit Boards

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

10 Manor Parkway, Suite C Salem, New Hampshire

Question: Are RO4000 materials compatible with lead-free processes? Answer:

FABRICATING HIGH CURRENT, HEAVY COPPER PCBS

POWERFUL PRINTED CIRCUIT BOARD MANUFACTURING SOLUTIONS

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

ROLINX Laminated Busbar. Design Rules Version 01 (12/2015)

IPC-A-600 Document and Beta Class Update

PRINTED WIRING BOARD, FLEXIBLE AND RIGID FLEX, GENERAL DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO REVISIONS LTR DESCRIPTION DATE APPROVED

Part One Introduction

Interconnection Reliability of HDI Printed Wiring Boards

Embedded Passives..con0nued

Corporate Presentation

High Layer Count PCB. Technology Trends in KOREA ISUPETASYS

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

VIA RELIABILITY A HOLISTIC PROCESS APPROACH

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

!"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **)

PSR-4000 HFX Satin Colors (UL Name: PSR-4000DE / CA-40HF)

iniaturization of medical devices thanks to flexible substrates ISO 9001 certified

UL PCB Recognition what is it & why do you need to know about it

Design and Construction Affects on PWB Reliability Paul Reid PWB Interconnect Solutions

Bending Impacts Layers

Flex-Rigid Design Guide

COSMTEC. SMA Female to N Female Adapter. RF Connector Technical Data Sheet S-024. Description Minimum Typical Maximum Units

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

TECHNICAL DATA SHEET 1 P a g e Revised August, 2014

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Conductive Hole Plugging Product

TECHNICAL DATA SHEET 1 P a g e Revised June, 2015

Technology by MOS PRINTED CIRCUIT BOARD TECHNOLOGY FOR THE FUTURE

Verifying The Reliability Of Connections In HDI PWBs

PEC (Printed Electronic Circuit) process for LED interconnection

LTCC SYSTEMS and LTCC DESIGN RULES

Transcription:

All features are design dependent and may not be achievable in combination Reduced Yield / Special values up ( or down ) to the standard limit are design and application dependent Standard features only should be used for high reliability applications Reduced Yield / Special Standard Limit Product Range Single and Double Sided Rigid IPC 6012 / 6018 types 1 and 2 Single and Double Sided Fleibles IPC 6013 types 1 and 2 Multilayer IPC 6012 / 6018 type 3 Multilayer with blind and / or buried vias ( inc micro-vias ) IPC 6012 / 6018 types 4 and 5 Multilayer Fleibles IPC 6013 type 3 Multilayer Flei-rigid IPC 6013 type 4 Mied dielectric Multilayer IPC 6018 type 4 By design / material Mied dielectric Multilayer with blind and / or buried vias IPC 6018 type 6 By design / material Additional Controlled Impedance By design By design Features Controlled Epansion By design By design Blind and / or buried vias ( may require resin fill ) Blind and / or buried micro-vias - laser or mechanical By design Copper Filled Micro-Vias Stacked Vias By design By design Sequential build-up - mechanical or laser drill Back Drilled Holes Buried Resistance By design Buried Capacitance By design Bonded Heatsinks Embedded RFID By design Materials FR4 - High Tg ( IPC 4101 / 24, 26, 98, 99, 126 ) Less than 75 micron 75 micron or thicker Polyimide, BT and Cyanate Ester ( glass reinforced ) Less than 75 micron 75 micron or thicker PTFE ( various types ) - check availability By design By design High Speed / Low Loss Materials - check availability Less than 75 micron 75 micron or thicker Polyimide Film ( fleible material ) adhesiveless IPC 4204 /11 Less than 50 micron 50 micron or thicker Polyimide Film ( fleible material ) with adhesive IPC 4204 /1 Non-preferred Advanced / other substrates ( check list ) By design By design Copper-Invar-Copper IPC 6012 types 5 and 6 Carbon Fibre ( Stablcor ) By design 1

Reduced Yield / Special Standard Limit Construction Finished Board Thickness < 5.00 mm < 4.00 mm Thinnest glass re-inforced layer 50 micron 75 micron Thinnest Layer 25 micron 50 micron Ma buried assembly thickness without resin fill (design dependant) Buried single assembly 1.0 mm 0.80 mm Buried multiple assemblies By design Blind assemblies 0.80 mm 0.6 mm Minimum panel thickness for resin fill ( planarised ) 0.6 mm 0.6 mm Maimum drilled fill diameter 1.0 mm 0.6 mm Minimum drilled diameter for resin fill ( dependent on aspect ratio, hole quantity and distribution ) 0.20 mm 0.25 mm Minimum via pre-fill diameter for resin fill ( dependent on aspect ratio, hole quantity and distribution ) 0.15 mm 0.20 mm Feature Sizes All feature sizes are design dependent as materials and processing may affect combinations Blind micro-via stop pad ( u-via = 125 micron ) 0.225 mm 0.250 mm Blind micro-via top pad ( u-via = 125 micron ) 0.300 mm 0.325 mm Minimum Design Annular Ring - Single Bond, Rigid Only, Similar Materials Minimum Design Annular Ring ( end result 90 breakout - IPC class 2 with filleting ) 0.090 mm 0.100 mm Minimum Design Annular Ring ( end result tangency ) 0.100 mm 0.125 mm Minimum Design Annular Ring ( end result 0.025 mm - IPC class 3 and IPC class 2 without filleting ) 0.125 mm 0.150 mm Minimum Design Annular Ring ( end result 0.05 mm - MIL ) 0.150 mm 0.175 mm Clearance: Copper to drilled hole (operating at <30 volts) 0.150 mm 0.175 mm Minimum Design Annular Ring - 1 of Multiple Bond, Fleible component or mied materials / copper Minimum Design Annular Ring ( end result 90 breakout - IPC class 2 with filleting ) 0.125 mm 0.150 mm Minimum Design Annular Ring ( end result tangency ) 0.150 mm 0.175 mm Minimum Design Annular Ring ( end result 0.025 mm - IPC class 3 and IPC class 2 without filleting ) 0.175 mm 0.200 mm Minimum Design Annular Ring ( end result 0.05 mm - MIL ) 0.20 mm 0.225 mm Clearance: Copper to drilled hole (operating at <30 volts) 0.175 mm 0.200 mm Minimum Design Annular Ring - > 1 of Multiple Bond, Fleible component or mied materials / copper Minimum Design Annular Ring ( end result 90 breakout - IPC class 2 ) 0.150 mm 0.175 mm Minimum Design Annular Ring ( end result tangency ) 0.175 mm 0.200 mm Minimum Design Annular Ring ( end result 0.025 mm - IPC class 3 ) 0.200 mm 0.225 mm Minimum Design Annular Ring ( end result 0.05 mm - MIL ) 0.225 mm 0.250 mm Clearance: Copper to drilled hole (operating at <30 volts) 0.200 mm 0.225 mm Multiple levels of micro-via and through / buried drill structures may affect these figures. Scaling data may not be available for all materials / combinations - test batch may be necessary to obtain material scaling 2

Reduced Yield / Special Standard Limit Conductor spacing to solderable feature - affects solder mask aperture) 0.100 mm 0.125 mm # @ Conductor Width - print and etch ( assumes 12um starting foil ) 0.060 mm 0.075 mm # @ Conductor Width - plated ( assumes 12 um starting foil ) 0.075 mm 0.090 mm # @ Conductor Spacing - print and etch ( assumes 12um starting foil ) 0.060 mm 0.075 mm # @ Conductor Spacing - plated ( assumes 12 um starting foil ) 0.090 mm 0.090 mm # @ Conductor Spacing - plated with IPC class 3 wrap requirement ( assumes 12 um starting foil ) N/A 0.112 mm # @ Conductor Spacing - plated with IPC class 2 wrap requirement ( assumes 12 um starting foil ) N/A 0.100 mm # @ Conductor Width - print and etch ( assumes 17um starting foil ) 0.065 mm 0.080 mm # @ Conductor Width - plated ( assumes 17 um starting foil ) 0.080 mm 0.095 mm # @ Conductor Spacing - print and etch ( assumes 17um starting foil ) 0.065 mm 0.080 mm # @ Conductor Spacing - plated ( assumes 17 um starting foil ) 0.095 mm 0.095 mm # @ Conductor Width - print and etch ( assumes 35um starting foil ) 0.090 mm 0.100 mm # @ Conductor Width - plated ( assumes 35 um starting foil ) 0.090 mm 0.100 mm # @ Conductor Spacing - print and etch ( assumes 35 um starting foil ) 0.090 mm 0.100 mm # @ Conductor Spacing - plated ( assumes 35 um starting foil ) 0.115 mm 0.115 mm # @ Conductor Width - print and etch ( assumes 70um starting foil ) 0.120 mm 0.130 mm # @ Conductor Width - plated ( assumes 70 um starting foil ) 0.135 mm 0.150 mm # @ Conductor Spacing - print and etch ( assumes 70 um starting foil ) 0.150 mm 0.160 mm # @ Conductor Spacing - plated ( assumes 70 um starting foil ) 0.200 mm 0.225 mm Anti-pad clearance ( moat ) and spacing for thermals print and etch 0.090 mm 0.100 mm plated 0.125 mm 0.150 mm Drawn hatch - line 0.200mm minimum 0.250mm minimum Drawn hatch - pitch 0.400mm minimum 0.500mm minimum Surface Feature to Fleible Hinge - min (construction dependent) 0.200 mm 0.250 mm Plated Hole to Fleible Hinge - min 0.800 mm 1.00 mm Solder Mask Radial Clearance 0.035 mm 0.050 mm Solder mask plugged hole ( maimum drilled ) 0.60 mm 0.50 mm Minimum drilled for solder mask covered vias ( holes drilled smaller to be clear or plugged ) 0.50 mm 0.60 mm Solder Mask Feature HASL / Ag / Entek 0.062 mm 0.075 mm Ni / Au 0.075 mm 0.090 mm Ident Tet Line Width - Font dependent White / Other colour 0.1mm / 0.15mm Tet Clip Solder Mask + 0.075 mm # Nominal starting foil thickness stated. In practise this is normally less and foil treatment has to be taken into consideration ( i.e. 35 um ~ 30 um ) Nominal surface plating for IPC class 3 adds 25-30 microns copper to starting foil. If requirement is greater, reduced yield or thicker starting foil required. 3

Reduced Yield / Special Standard Drilling Minimum Drilled Hole 0.3 / 3.0 0.3 / 2.4 Mechanical - drill / material thickness 0.25 / 2.2 0.25 / 1.8 0.2 / 1.6 0.2 / 1.4 (Buried pairs - mechanical) 0.15 / 0.2 0.15 / 0.15 (Buried pairs - laser) 0.07 / 0.10 0.10 / 0.15 Aspect Ratio > 0.5mm 12 : 1 9:1 ( includes blind and buried assemblies ) 0.3-0.5mm 10 : 1 8:1 < 0.3 mm 8:1 7:1 Blind micro-via ( hole : dielectric + copper ) 1 : 0.9 1: 0.8 Plated Hole Diameter Tolerance HASL + / - 0.05 mm +/- 0.07 mm Based on standard tool sizes Plated metal finish By design +/- 0.05 mm Positional Accuracy Hole to Hole ( diameter ) 0.05 mm 0.07 mm Hole to Image 0.07 mm 0.1 mm Image to Edge 0.07 mm 0.1 mm Image to Image ( layer to layer ) 0.10 mm 0.125 mm Coverlayer Coverlayer radial clearance to pad < 0.25 mm 0.25 mm Coverlayer minimum web ( also depends on aspect ratio ) < 0.25 mm 0.25 mm 4

Reduced Yield / Special Standard Finishes Hot Air Solder Level ( SnPb not RoHS compliant ) Hot Air Solder Level ( RoHS compliant - sub-contract ) Electroless Nickel / Immersion Gold $ Electroless Nickel / Electroless Palladium / Immersion Gold ( s-c ) $ OSP [Entek (Lead free assembly compatible) sub-contract] Dependent on circuit size Hard Gold ( Edge Connector Finish ) $ Soft Gold ( sub-contract ) $ All-over gold ( electroplate - hard or soft - sub-contract) Unfused Tin-Lead ( sub-contract ) Fused Tin-Lead ( sub-contract ) $ Immersion Tin ( sub-contract ) Non-preferred. Not MIL $ Immersion Silver ( sub-contract ) $ Sub-contract surface finishes will add to lead time and may not be available continuously. All surface finishes require consideration for via hole ( liquid ) solder mask clearance to reduce risk of chemical or solder entrapment Via Fill Conductive DuPont CB 100 May not be suitable for all substrates Non-conductive Peters 2795 May not be suitable for all substrates Solder Mask Liquid Photoimagable : ( Green ) Electra EMP 110 Liquid Photoimagable : ( Other ) Screen Printed Two Part Epoies : Dry Film Solder Mask DuPont Vacrel 8100 All surface finishes require consideration for via hole ( liquid ) solder mask clearance to reduce risk of chemical or solder entrapment Notation Ink Inkjet ( allows serialisation ) White Screen Print ( does not allow serialisation ) Various colours 5

Reduced Yield / Special Standard Data Required ODB++ (.TGZ ) preferred Etended Gerber - RS274X Standard Gerber - RS274D non-preferred Non-preferred IPC-2581 Netlist Data IPC-D-356 or Mentor Neutral File If not supplied Data Transmission Details on request Standard Panels Reduced Yield / Special Standard 608 457mm ( 24 18" ) 304 457mm ( 18 12" ) 608 608mm ( 24 24" ) design dependent - non-preferred Electrical Test Maimum Test Area 609 609mm Maimum Test Voltage 500 Volts Maimum Isolation Threshold 500 Mohm Minimum Continuity Threshold 2 ohm Minimum Test Point Pitch 0.10 mm Automated Test Voltage - up to 500 Volts Hi-Pot Test - up to 5000 Volts Controlled Impedance Reduced Yield / Special Standard @ TDR Measurement + / - 7% + / - 10% Impedance Prediction Polar SI 8000 Optical Inspection Inner Layers 100% AOI Outer Layers 100% AOI Surface blind vias - laser drilled 100% AOI For requirements outside of Standard Capability, please contact the Graphic applications team All features are design dependent and may not be achievable in combination @ Dependent on design, conductor thickness and etch compensation space availability - copper foil thickness may affect capability Contract review required for all reduced yield 6

Types of Material Material availability may affect delivery. Some materials may not be suitable for multiple bond constructions or in combination with other materials. Materials not listed may be used after initial qualification. Glass reinforced Fleible Miscellaneous Standard FR4 Isola 370HR Polyimide Film PTFE Rogers Ventec VT 47 DuPont AP Arlon Arlon 49N ( non-preferred ) DuPont LF ( non-preferred ) Taconic Others on request - check availability DuPont FR ( non-preferred ) Nelco Halogen Free Panasonic R1566 Coverlayer DuPont LF Polyimide Arlon 85N DuPont FR Arlon 33N Non-preferred Arlon 35N Fleible adhesive material Arlon 38N DuPont LF High speed adhesives Arlon Genclad 280 Nelco N7000-2 Non-preferred DuPont FR Rogers 2929 Isola P96 / 26 3M VHB Ventec VT 901 BT Epoy Isola G200 Thermal Management Stablcor Nelco N5000 Copper Invar Copper Cyanate Ester Nelco N8000 High Speed Isola FR408HR ( and IS ) Isola I-Tera Active materials Isola Tachyon 100G Resistance Ohmega Ply Panasonic Megtron 6 Capacitance 3M ECM Rogers 4000 ( 4003 and 4350 ) Nelco N4000-12 / -13 standard or SI (non-preferred for all constructions - not recommended for multiple bond constructions) 7