Thales vision & needs in advanced packaging for high end applications

Similar documents
System in Package: Identified Technology Needs from the 2004 inemi Roadmap

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

Challenges for Embedded Device Technologies for Package Level Integration

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Innovative Substrate Technologies in the Era of IoTs

RF System in Packages using Integrated Passive Devices

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Chips Face-up Panelization Approach For Fan-out Packaging

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

Modelling Embedded Die Systems

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Chip Packaging for Wearables Choosing the Lowest Cost Package

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

Open-Sourcing the Model-Based Systems Engineering Solution Capella

Panel Discussion: Advanced Packaging

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Roundtable 3DIC & TSV: Ready for HVM? European 3D TSV Summit

Graser User Conference Only

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

SEMI MEMS Tech Seminar (Sept 26, Cornaredo, Italy)

Capella on the field: Model-based system engineering use cases

Design for Flip-Chip and Chip-Size Package Technology

Development of System in Package

System Level Effects on Solder Joint Reliability

The 3D Silicon Leader

IMPACT OF LEAD-FREE COMPONENTS AND TECHNOLOGY SCALING FOR HIGH RELIABILITY APPLICATIONS

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

3D-WLCSP Package Technology: Processing and Reliability Characterization

PCB/PCBA Material Characterization for Automotive Harsh Environments

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

Low Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

AEC WORK SHOP SESSION KNOWN GOOD DIE / MULTI-CHIP MODULE. Daniel Vanderstraeten On Semiconductor

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

The Packaging and Reliability Qualification of MEMS Resonator Devices

Packaging Substrate Workshop Wrap Up. Bob Pfahl, inemi

Samsung 3D TSV Stacked DDR4 DRAM

3D Integrated ewlb /FO-WLP Technology for PoP & SiP

Copper Wire Packaging Reliability for Automotive and High Voltage

Semiconductor Packaging and Assembly 2002 Review and Outlook

Three-Dimensional Molded Interconnect Devices (3D-MID)

Non-Hermetic Packaging of RF Multi-Chip Modules

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

Silicon Wafer Processing PAKAGING AND TEST

OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc.

NXP SCM-i.MX6 Quad High Density Fan-Out Wafer-Level System-in-Package

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Evaluation of Cu Pillar Chemistries

Electronic Costing & Technology Experts

TSV CHIP STACKING MEETS PRODUCTIVITY

Highly Accelerated Thermal Shock Reliability Testing

Coil on Module. Packaging innovation for egov documents.

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology

Board Assembly MANUFACTURING TECHNOLOGIES. Wave and Selective Soldering... 48

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

TSV Interposer Process Flow with IME 300mm Facilities

Alternative Approaches to 3-Dimensional Packaging and Interconnection

Prime Technology Inc.(PTI), Engineering Capability

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis

Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project

Test Flow for Advanced Packages (2.5D/SLIM/3D)

Packaging Commercial CMOS Chips for Lab on a Chip Integration

Package Solutions and Innovations

Qualification and Performance Specification for Flexible Printed Boards

3D technologies for integration of MEMS

2.5D and 3D Semiconductor Package Technology: Evolution and Innovation

Silicon Interposer with Embedded Microfluidic Cooling for High-Performance Computing Systems

Thin Wafers Bonding & Processing

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

Thales further strengthens its digital leadership thanks to the acquisition of Guavus 28 April 2017

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

MATERIALS. September Construction Profiles and Material Decomposition p.18. Improved Thin-Film Resistor Material p.24

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Manufacturing and Reliability Modelling

Fanout Flipchip ewlb (embedded Wafer Level Ball Grid Array) Technology as 2.5D Packaging Solution

3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications. Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation

Transcription:

Thales vision & needs in advanced packaging for high end applications M. Brizoux, A. Lecavelier Thales Global Services / Group Industry Chemnitzer Seminar June 23 th -24 th, 2015 Fraunhofer ENAS - Packaging www.thalesgroup.com

Content Introduction Thales products & mission profiles Packaging trends driven by mobility / IoT Advanced packaging needs & vision for high end applications Supply chain & value chain evolutions Technology needs & forecasted roadmap Reliability assessment toolbox Conclusions 2

Thales products & mission profiles Main product characteristics Low volume (10-10k pcs/year) N 1 worldwide Heterogeneous Complex Dense boards Advanced technology as key differentiator Payloads for telecom satellites N 2 worldwide Air Traffic Management Sonars Security for interbank transactions Reparability Reliability Rail signalling systems In-flight entertainment and connectivity Military tactical radiocommunications Long mission profile Harsh environment N 3 worldwide Constraints Commercial avionics Civil satellites Military surface radars Dependency of civil market: dual technologies Need to launch manufacturing spread over long period Management of obsolescence Sourcing (PCB, EMS ): New technologies, specific processes & Export control 3

Thales products & mission profiles Reliability in harsh environment & long mission profiles Up to 35 years operation Use Category Typical years of Service Accepted Cumulated Failure within Lifetime Tmin [ C] Tmax [ C] Delta T [ C] Mechanical Shock and High Vibration Level Repair Needs Typical Volume per Product Batch Harsh thermo-mechanical environment Harsh mechanical environment Mechanical shocks & vibrations Constraints far from consumer electronic Space (leo / geo) 5 to 30 0.001% -55 95 3 / 100 Yes Yes (rework) Military Avionics (a / b / c) 10 0.01% -55 95 40 / 60 / 80 Yes Yes 10 Commercial Avionics 20 0.001% -55 95 20 Yes Yes 200 Military Ground & Ship 10 0.1% -55 95 40 (+60) Yes Yes 50 Telecom 7 to 20 0.01% -40 85 35 Yes Automotive under Hood 5 0.1% -55 125 Industrial & Automotive Passenger Compartment 10 0.1% -55 95 60 (+100;+140) 20 (+40;+60;+80) Yes (rework) 3 1000 Yes No 100 000 Yes No 100 000 Computers 5 0.1% 15 60 20 No No 100 000 Consumer 1 to 3 1.0% 0 60 35 No No 1 000 000 Classification based on IPC-SM-785 High-Reliability Requirements Harsh Thermomechanical Environment Harsh Mechanical Environment Repairability Low Volume 4

Packaging trend driven by Mobility / IoT Heterogeneity & density Sense, interact, power : complex heterogeneous integration PACKAGE key to adapt Compute & storage: complex design Agressive dimension reduction 5

SiP modules: key for complex/dense electronics SiP modules : paramount solution to make testability easier & improve yield Advantages Significantly increased board density Heterogeneous functionalities in a package Improved technical performances Reduced mother board complexity Re-usable module & reduction of development time Nb of Pts Aera mm² Nb of Pts/ dm² Top board 1984 9200 With SIP 1984+230 10500 2156 Bottom board 2921 13900 With SIP 2921 + 9438 57300 Shielded zone 2921 1374 20600 Constraints NRE in low volume Thermal management Complex supply chain management Obsolescence management Multi-sourcing Total density Total density with SIP 23100 Pts /dm² 67800 Pts/dm² SIP increase the total density by ~3 6

PCB and assembly trend PCB design trends driven by IC carrier PCB has to accommodate the latest packaging trends Finer pitch, increased I/O count: BGA, QFN, WLP packages, SiP modules Increased density by embedding components into PCB or Si carriers Increased challenge for solder mask 1000 100 5-10 years delay 7 10 Flip-chip pitch Package pitch Line/space (IC carrier) Line/space (PCB) 1 2005 2010 2015 2020 HARTING TRW

Conductor deposition on polymer Different processes like Molded Interconnect Devices Address the coupling electrical/mechanical Mature with one layer CITEC HARTING TRW Aerosol jet printing Fine line (typically 100µm) Multilayer under development Ink jet printing (2D) OPTOMEC Fine line (typically 100µm) Line definition function of drop size & surface energy OPTOMEC OPTOMEC NY Industries NY Industries 8

Supply & value chain evolutions Added value in packaging development Strong competition between IC foundries & PCB makers Heterogeneous integration at board level Increase the complexity of supply chain Wafer (FE) Packaging (BE) Electronic board Wafer level packages 3D modules, SiP Embedded passives & dies Fine pitch, heterogeneous, PoP, SiP + test Added value increase Procurement critical Foundry OSAT Back end PCB maker EMS OEM 9 Coupling must strongly increase Complex supply chain

Example of PCB embedding: complex supply chain Chip / wafer post-process required for PCB embedding RDL to adapt the die pitch to the PCB scale Wafer thinning Embedded resistor Cu plating: Pad finish must be copper Thermal management can require 2 Cu faces metallization Si dies procurement hard point for low volume Embedded active die Foundry OSAT PCB maker EMS OEM Ceramic chip 10 One board inside an equipment / system Active chip capacitor

3D IC packaging supply chain 11 Fast evolution in service offered, from SME to large providers Partner selection must fit with roadmap

Focus on examples: PCBA technology / Lead-Free assembly 12 Lead-free assembly July 2006 entry into force of EU directive Long transition period 2002 Reballing & backward solution LF not yet used in harsh environments & for long mission profiles 2003 2004 2010 2011 2012 2009 Backward SAC low Ag Interposer 2008 CATS project ( French MOD) Backward (mechanical stresses) PCB material LF compatible 2007 Cu dissolution 2006 Backward solders (low voids) Reballing 2005 Backward (Celestica corporate) Qualification fluxes, solder (pastes, wires) Technology watch Early assessment (Eolane) Deployment of SnPb+ backward process 2013 2014

Focus on examples: PCB technology / HDI boards with µvias HDI boards Development of test vehicles Incremental learning DfM & DfR establishment Collaboration with industrial & academic partner 13 Long development time for high-end applications Stacked µvias used in Thales products Only few & independent variables can be addressed at a time

Technology/process introduction into new products Reliability risk management is crucial before releasing a technology / process Strong coupling with partners Process maturity required before reliability assessment Dedicated toolbox & methodologies to evaluate technologies & processes 14

Tool box for advanced technologies / processes evaluation Supplier roadmaps Thales needs Test Methodologies Environmental Tests Failure Analysis Failure Analysis Test Vehicles Product Representative Test Vehicles Test definition Post Assembly Analysis Highly Accelerated Tests Failure Mode Analysis Return of Experience Comparison Failure Mechanisms Accelerated Test Conditions Mission Profile Definition Acceleration Factor Continuous Monitoring Specific Failure Criteria Statistical Analysis 99 90 50 10 5 Finite Element Analysis Material Characterization Experimental Results Correlation 1 0,10 1,00 10,00 15

Establishment of DfM & DfR rules DfM & DfR rules establishment is performed through DoE Simulation is a very useful tool for To understand failure mechanism in complement to experimental DoE results To vary key parameters in a shorter time with a calibrated simulation model To substitute by sensitivity analysis an unknown physical parameter value 0.8mm pitch BGA100 overlapping embedded dies 16

Conclusions Packaging is a key differentiator for high density electronics & high reliability to: New generation of SIP are extremely complex Take the benefit of the huge evolution of the Si and III-V Mix technologies (MEMS, sensors, digital, analog, power ) Couple electronics & mechanics Manage the reliability risk including thermal management in harsh environment SIP / module using heterogeneous Technologies/Processes become mandatory Therefore: The supply chain is extremely complex Management of Heterogeneous bricks linked with different MRL In low volume, bare dies is a blocking point regarding procurement & Known Good Die For High end electronics Considering the fast evolution of T/P driven by mass product There is a strong need to develop T/P based on roadmap & in a frame of a network In partnership with labs, institutes, spin off, SME 17

Thank you www.thalesgroup.com