Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

Similar documents
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Recent Advances in Die Attach Film

TSV CHIP STACKING MEETS PRODUCTIVITY

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

3D-WLCSP Package Technology: Processing and Reliability Characterization

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

Chips Face-up Panelization Approach For Fan-out Packaging

Flip Chip - Integrated In A Standard SMT Process

An Innovative High Throughput Thermal Compression Bonding Process

Chip Packaging for Wearables Choosing the Lowest Cost Package

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Anti-collapse Reflow Encapsulant Technology for FCOF. IMAPS Flip-Chip 2003, Austin TX

Plasma for Underfill Process in Flip Chip Packaging

Selection and Application of Board Level Underfill Materials

Development of System in Package

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Design and Assembly Process Implementation of 3D Components

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

Failure Modes in Wire bonded and Flip Chip Packages

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

14. Designing with FineLine BGA Packages

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

Solder joint reliability of cavity-down plastic ball grid array assemblies

Outline. Market Size Industry Trends Material Segment Trends China Summary. Packaging Materials Market Trends, Issues and Opportunities

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Challenges for Embedded Device Technologies for Package Level Integration

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

World Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:3, No:11, 2009

3D Wirebondless IGBT Module for High Power Applications Dr. Ziyang GAO Jun. 20, 2014

Modelling Embedded Die Systems

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design

178 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 2, FEBRUARY 2017

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Nanium Overview. Company Presentation

Panel Discussion: Advanced Packaging

New Technology for High-Density LSI Mounting in Consumer Products

Design for Flip-Chip and Chip-Size Package Technology

2.5D and 3D Semiconductor Package Technology: Evolution and Innovation

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Innovative Substrate Technologies in the Era of IoTs

TECHNOLOGIES FOR APPLYING FLUIDS IN SEMICONDUCTOR PACKAGING

II. A. Basic Concept of Package.

Hot Chips: Stacking Tutorial

Behaviors of QFN Packages on a Leadframe Strip

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

MTS Semiconductor Solution

Topography and Deformation Measurement and FE Modeling Applied to substrate-mounted large area wafer-level packages (including stacked dice and TSVs)

1 Thin-film applications to microelectronic technology

Thin Wafers Bonding & Processing

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology

23 rd ASEMEP National Technical Symposium

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

Low Cost Wafer Bumping of GaAs Wafers

Change Summary of MIL-PRF Revision K

Enabling Technology in Thin Wafer Dicing

Innovative Advanced Wafer Level Packaging with Smart Manufacturing Solutions YOON Seung Wook, Ph.D MBA

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Packaging Effect on Reliability for Cu/Low k Damascene Structures*

Effects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly. Sandeep Tonapi 1 Doctoral Candidate

IME Proprietary. EPRC 12 Project Proposal. 3D Embedded WLP. 15 th August 2012

Polymer Materials The Empowerment of Flip Chips

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

Alternative Approaches to 3-Dimensional Packaging and Interconnection

28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Development of Next-Generation ewlb Packaging

Innovative Integration Solutions for SiP Packages Using Fan-Out Wafer Level ewlb Technology

Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging

HYPRES. Hypres MCM Process Design Rules 04/12/2016

No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability

3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack

3D Integrated ewlb /FO-WLP Technology for PoP & SiP

Figure 1 Copper vs Gold Wire Savings

Cree EZ-p LED Chips Handling and Packaging Recommendations

Fan-out Wafer Level ewlb Technology as an Advanced System-in- Package Solution

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

Flip-Chip Process Improvements for Low Warpage

Transcription:

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste Amy Palesko Lujan SavanSys Solutions LLC 10409 Peonia Court Austin, TX 78733 USA Ph: 512-402-9943 Email: amyl@savansys.com Abstract Many factors affect the selection of the assembly and interconnect processes used to package a die. For example, the size of the die and package, the type of substrate, and the number of IOs all must be considered. In this paper, two processes are compared: a flip chip process using mass reflow with capillary underfill versus a flip chip thermocompression bonding process using nonconductive paste. Activity based cost modeling is used for the analysis. Both of the process flows are presented in detail, then multiple cost comparisons are presented. Examples of the variables that will change are package size, material cost, and equipment cost. In most cases, the bonding and material portions of the process flows are focused on rather than the entire assembly and substrate processes this allows for a better analysis of particular details. Conclusions are drawn about which design scenarios are suitable for each process flow. Key cost drivers that may affect future cost comparisons as the technologies advance are also indicated. Key words Cost analysis, Flip chip package, Mass reflow with capillary underfill, Thermocompression bonding with nonconductive paste I. Introduction There are many packaging choices available in the industry today, from mature processes like wire bonding through more complicated processes such as wafer level packaging and its various incarnations. In addition to determining which packaging technology to use, designs often must also make selections within each type of packaging. Flip chip is a good example of this. Although flip chip technology has been around for a long time, there are variations within the available processes. A key item of interest with flip chip technology is the method of bonding the die to the substrate. The most established process flow is arguably flip chip assembly that relies on mass reflow and capillary underfill for die bonding [1]. Thermocompression bonding, which may use nonconductive paste or film, is also an option. Although thermocompression bonding is generally viewed as the more expensive option, only to be used when the design rules require it, it can nevertheless sometimes be more cost effective than mass reflow with capillary underfill. This paper explores the process flows and cost drivers behind both types of flip chip assembly processes. Activity based cost modeling was used to construct basic process flows for this study. In activity based cost modeling, the process flows are divided into a series of activities and the total cost of each activity is accumulated. The cost of each activity is determined by analyzing the following attributes: time required, amount of labor required, cost of material required (consumable and permanent), tooling cost, equipment cost (including factors such as depreciation), and yield loss. II. Process Flows In this section, the process flows are introduced. The general 1

flip chip process flow is described on a summary level in Table I, then the main flip chip cost drivers are highlighted. Parts A and B of this section explain in more detail the steps (activities) that are different in the bonding portions of the process flows. Table I Overview of a Flip Chip Process Flow Substrate Fabrication Includes inner layer and core processes, creation of through holes, build-up layer processing and lamination before concluding with surface finish Die Preparation Inspection, test, wafer bumping and wafer mounting followed by singulation Assembly Begins with bonding the die, includes BGA ball attach, singulation (if strips), then inspection and testing Package size is a major cost driver for this process flow, as is the substrate structure [2]. The substrate structure required will depend on the size of the die, because this determines the amount of routing that has to be included in the build-up layers. The fact that wafer bumping is required for flip chip technology can also be seen as a cost driver, particularly if comparing it to a technology that doesn t require wafer bumping (e.g. wire bonding). The method for bonding the die is an important cost driver, and the rest of this paper focuses on a process flow and cost analysis of the die bonding method. A. Flip Chip with Mass Reflow and Capillary Underfill Table II details the bonding steps required for a mass reflow with capillary underfill flip chip process. Unlike the previous summary of the entire process flow, here the steps are broken down into the individual activities that make up the bonding process. These steps take place after the substrate has been diced and before moving on to ball attach. Table II Mass Reflow + CUF Bonding Activities Setup for die bonding Dispense flux for die bond Place die Reflow solder Plasma clean Optical inspection Bake the substrate Setup for underfill Dispense underfill + underfill flow out Move underfill dispenser to next die Cure underfill Laser marking The die bond process itself is relatively quick, and the material cost of the flux associated with that activity is low. The equipment required for mass reflow is not very expensive, so that is not considered a major cost driver. The underfill process contributes a high cost, primarily due to the cost of the material itself and the fact that a relatively high volume of underfill is necessary [3]. The underfill is dispensed along the sides of the die and capillary action pulls it under (the rate at which it flows depends on pitch) [4]. Due to this process, there are fillets left on the side(s) of the die, and these fillets represent a not insignificant portion of material cost when looking at the process as a whole. B. Flip Chip with Thermocompression Bonding and Nonconductive Paste Table III details the steps required for thermocompression bonding using nonconductive paste. Note that there are differences between the two flip chip process flows not captured by listing the bonding process steps alone. For example, copper pillars are required earlier in the thermocompression bonding flow, which is not the case for mass reflow. However, the focus of this comparison is the costs associated with the bonding portions only. Furthermore, and somewhat surprisingly, the cost of a solder bumped wafer is not very different from the cost of a wafer with copper pillars [5]. Table III TCB + NCP Bonding Activities Setup for die bonding Dispense NCP Perform thermocompression bond Cure die bond Plasma clean Optical inspection Bake the substrate Laser marking Some of the differences between the flows present themselves immediately. From a process flow standpoint, there are fewer steps here than in the mass reflow and underfill process, which is an advantage. The most expensive portion of the mass reflow process the use of underfill is missing from this shorter flow. On the other hand, nonconductive paste carries a higher cost per gram than underfill. This creates an interesting trade-off when it is considered that one bonding option requires a greater volume of a cheaper material, while the other requires less of a more expensive material. There is more to consider beyond material costs. The thermocompression bonding process is slower on a per die basis, and thermocompression bonding equipment is more than twice as expensive as the equipment needed for a mass reflow and underfill based process [6]. 2

III. Cost Comparison Table IV shows the key assumptions that were made for the bonding parameters in both flows. These are considered to be the baseline numbers for all trade-offs unless otherwise stated. Table IV Process Flow Assumptions Mass Reflow TCB + NCP Die bond time 3000 die per hour 327 die per hour Bonding $350,000 $1,000,000 equipment cost Material cost Underfill cost: $1.7/gram and $2.4/gram NCP cost: $3.074/gram Underfill dispense/flow-out time 1.86 min per die area N/A portion of the flow changes. Fig. 2 and 3 show the cost of the bonding steps and associated material costs. Figure 1 Total Package Cost for 0.8mm Thick Die A calculator provided by Nordson ASYMTEK was used to calculate the volume of underfill required in various areas beneath the die, in the fillet, etc. This was used to obtain the volume of underfill required for numerous die sizes at two die thicknesses. The volume of NCP required was assumed to equal the volume of underfill beneath the die plus a twenty percent increase to account for dispensing irregularities. Table V shows the die sizes and basic design characteristics that were included in the analysis. Table V Die Sizes and Characteristics Die Size (mm) Package Size (mm) Substrate Structure IO Count 2x2 3x3 1-2-1 49 3x3 5x5 1-2-1 64 5x5 9x9 2-2-2 256 7.5x7.5 15x15 2-2-2 512 10x10 20x20 3-2-3 780 12.5x12.5 29x29 3-2-3 1024 Two die thicknesses were included in the analysis, with different fillet width assumptions. 0.8mm thick die (fillet width 1.6mm) 0.15mm thin die (fillet width 1mm) The baseline results are shown in Fig. 1, 2, and 3. Fig. 1 shows the total cost of the package. The scale makes it difficult to see details, but the crossover point for the total package cost occurs near the largest package size. Although the impact on total package cost should not be disregarded, the focus of this analysis is how the cost of the bonding Figure 2 Cost of Bond Steps Only for 0.8mm Thick Die Figure 3 Cost of Bond Steps Only for 0.15mm Thin Die Both the thicker and thinner die show that the thermocompression bonding process becomes more cost effective when looking a larger package. In the 0.8mm thick die scenario, the reason thermocompression bonding becomes cost effective sooner than in the thin die scenario is 3

that a thicker die means more underfill is required, so there are higher material costs associated with that flow. Once the die becomes thinner in the second graph (Fig. 3), the underfill material cost drops because less underfill is needed. This pushes the crossover point with thermocompression bonding toward larger die sizes. Another interesting way to look at this initial data is to examine how the different types of cost break out. The following two pie charts in Fig. 4 show a breakdown by percentage of the different categories of cost. Both charts are for the 5x5mm die scenario. bonding requires more expensive equipment, and this accounts for over 60% of the cost of the bonding process. Despite the fact that nonconductive paste is expensive, material costs are not a large contributor for the overall process. Mass reflow carries a much higher material cost, accounting for one fifth of the total bonding cost, due in large part to the necessity of using so much underfill. The conclusion of this section is fairly straight-forward: thermocompression bonding as a process is generally more expensive, but there are crossover points to be found with certain die characteristics. In the next section, the analysis moves a step farther, determining the ways in which the thermocompression bonding process may become more cost competitive. IV. Cost Trade-offs and Sensitivity Analyses This section focuses on how the cost numbers and crossover points shift when details about the processes change. The focus here is on thermocompression bonding parameters. The mass reflow and capillary underfill process is already mature; there is not much expectation of impactful changes occurring with regard to material cost, equipment cost, or other process parameters. The first trade-off focuses on the cost of the thermocompression bonding equipment. The previous results for both mass reflow scenarios are charted in the graph in Fig. 5, while the thermocompression scenarios were re-run with the equipment cost for the bonding step set at $750,000. Figure 5 Cost of Bond Steps at New TCB Equip. Price Figure 4 Bonding Process Cost Contributors These charts highlight the key points made about each flow in the initial process introductions. Thermocompression This $250,000 change in equipment price has a noticeable impact. The crossover point at which thermocompression bonding becomes more cost effective occurs closer to the 15x15mm package size scenario, whereas it was closer to the 20x20mm package size scenario in the baseline results. 4

Another way to look at this trade-off is by varying the throughput of the thermocompression bonding step. From a cost modeling standpoint, capital costs are not based only on the price of the equipment itself, but include factors such as how often that piece of equipment is utilized, how long the product spends on that equipment, etc. The following chart shows the impact of shaving a few seconds off of the bonding time, which is 11 seconds per die in the baseline scenario. Similar to the previous example, this pushes the crossover point closer to the 15x15mm package size scenario. Figure 6 Cost of Bond Steps at Different TCB Speeds Next, the impact of changing the cost of the nonconductive paste was evaluated. The thermocompression bonding scenarios were re-run with the nonconductive paste cost dropping by about 40 cents per gram. The impact on total bonding cost is not as noticeable, as shown in the graph in Fig. 7. The crossover point between mass reflow and thermocompression does occur sooner than in the baseline comparison, but only slightly. The difference between the cost of the bonding steps for a 20x20mm package with nonconductive paste costing $3/gram and costing $2.6/gram is about 0.7 cents. While there are other variables that could be tested for sensitivity in the thermocompression process, material cost, equipment price, and equipment throughput were selected as the key cost drivers. The purpose of this analysis was not only to analyze and compare the steps and cost drivers associated with both assembly processes, but to highlight the ways in which the less mature of the two processes thermocompression bonding may be able to become more cost competitive. Bringing down capital costs (such as through equipment price reduction or equipment throughput capability improvement) or the NCP material cost are both key methods for making thermocompression bonding more cost competitive. III. Conclusion Two types of flip chip assembly bonding processes were presented in detail, and their cost drivers were analyzed. While mass reflow with capillary underfill and thermocompression bonding both have material costs to take into account, it is a less than straight-forward comparison because one requires a high volume of a less expensive material and the other requires less material that comes at a higher price point. Capital cost considerations such as equipment price and equipment throughput were also identified as cost drivers for the thermocompression process. Baseline results using process flow parameters based on industry averages revealed that thermocompression bonding can be cost effective for larger packages. More importantly, further analysis revealed that thermocompression bonding the less mature of the two assembly processes has the potential to become cost effective in more applications if capital or material costs are improved. References [1] A. C. Mackie, Thermocompression Bonding (TCB) for Dimensional (2.5D and 3D) Assembly, Chip Scale Review, September/October 2013. [2] Y. Ranade, Evolution of Organic Flip Chip Packaging, blog entry on Solid State Technology. [3] M. Joshi, R. Pendse, V. Pandey, T. K. Lee, I. S. Yoon, J. S. Yun et al, Molded underfill (MUF) technology for flip chip packages in mobile applications, ECTC 2010. [4] J. W. Wan, W.J. Zhang, D. J. Bergstrom, An Analtical Model for Predicting the Underfill Flow Characteristics in Flip-Chip Encapsulation, IEEE Transactions on Advanced Packaging, 2005. [5] E. Jan Vardaman et al, 2015 Flip Chip and WLP: Emerging Trends and Market forecasts, March 2015. [6] B. Chylak, High Productivity Thermocompression Flip Chip Bonding, SEMICON West 2015. Figure 7 Cost of Bond Steps at New NCP Price Point 5