Non-Hermetic Packaging of RF Multi-Chip Modules

Similar documents
Quality and Reliability Report

Quality and Reliability Report

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

Copper Wire Packaging Reliability for Automotive and High Voltage

RF System in Packages using Integrated Passive Devices

Packaging Technologies for SiC Power Modules

GaAs IC Reliability in Plastic Packages

Mobile Device Passive Integration from Wafer Process

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

GaAs MMIC Space Qualification

Challenges for Embedded Device Technologies for Package Level Integration

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight

WorkShop Audace. INSA ROUEN 8 juin 2012

SE2618F with Cu wire at Carsem Package Qualification Plan

10 Manor Parkway, Suite C Salem, New Hampshire

Reliability Qualification Report

Rockwell R RF to IF Down Converter

Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Lattice isplsi1032e CPLD

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Die Thickness Effects in RF Front-End Module Stack-Die Assemblies

Analog & MEMS Group (AMS)

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

DISTRIBUTION LIST CHANGE RECORD

Chips Face-up Panelization Approach For Fan-out Packaging

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

AEC WORK SHOP SESSION KNOWN GOOD DIE / MULTI-CHIP MODULE. Daniel Vanderstraeten On Semiconductor

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Change Summary of MIL-PRF Revision K

Teaching Lab Course on Electronic Packaging and Materials

Welcome to the KEMET Ceramic Capacitor Flex Crack Mitigation product training module. This module will review sources of stress in surface mount

Dallas Semicoductor DS80C320 Microcontroller

Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs

AN1294 Application note

AFRL-SN-WP-TR

Features. = +25 C, 50 Ohm System

Innovative MID Plating Solutions

3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications. Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation

IHS. Report. Light-Emitting Diodes LED silicone encapsulant market to nearly double in size by 2017 compared to November ihs.

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Standard for handling, packing, shipping and use of moisture/reflow sensitive surface mount devices

Failure Modes in Wire bonded and Flip Chip Packages

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO

Alternative Approaches to 3-Dimensional Packaging and Interconnection

23 rd ASEMEP National Technical Symposium

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

A New Thermal Management Material for HBLEDs based on Aluminum Nitride Ceramics

High Temperature Circuit Reliability Testing Updated February, 2003

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

HBLED packaging is becoming one of the new, high

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

Quality Assurance Provisions

A New Company & Approach In MEMS Semiconductor Materials & Engineering Services

Recent Advances in Die Attach Film

Offshore Wind Turbines Power Electronics Design and Reliability Research

Design for Flip-Chip and Chip-Size Package Technology

Close supply chain collaboration enables easy implementation of chip embedded power SiP

3D-WLCSP Package Technology: Processing and Reliability Characterization

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

LED Die Attach Selection Considerations

Analog, MEMS and Sensor Group (AMS)

General Information and Common Procedures

Silicon Wafer Processing PAKAGING AND TEST

Low Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards

Investigation of Rapid-Prototyping Methods for 3D Printed Power Electronic Module Development

Product or Process Modifications Requiring Limited CBTL Retesting to Maintain Safety Certification

Long-term reliability of SiC devices. Power and Hybrid

NEXT ASSY. USED ON REV DESCRIPTION DATE APPROVED OF SHT

New Technology for High-Density LSI Mounting in Consumer Products

High Stability Resistor Chips (< 0.25 % at Pn at 70 C during 1000 h) Thick Film Technology

System Level Effects on Solder Joint Reliability

Qualification Report CASCADEABLE FIFOS. November 1995, QTP# Version 1.2 DEVICE DESCRIPTION MARKETING PART NUMBER. 1K x 9 Cascadeable FIFO

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

Quality and Reliability Report Fourth Quarter 2012 Isolator Products Document ID:

Reference Only. Spec. No. JENF243D-0006K-01 P 1/ 8

Visit

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Datasheet RS Pro RS Series Axial Carbon Resistor 1kΩ ±5% 2W ppm/ C RS Stock No:

Features Conductive Room Temperature Cure. Product Ref IP 4525IP Low viscosity adhesive & coating. High thermal conductivity

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

ATC ATC. Commercial Off-the-Shelf (COTS) Commercial Off The Shelf. High Reliability Certification Program. Applications:

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Board Level Reliability of Automotive ewlb (embedded wafer level BGA) FOWLP

3 Thermally Conductive Tapes

Sustainability and New Opportunities in Electronic Engineering Research

PEC (Printed Electronic Circuit) process for LED interconnection

QUALIFICATION PLAN RELIABILITY LABORATORY

INFLUENCE OF ELECTRICALLY CONDUCTIVE ADHESIVE AMOUNT ON SHEAR STRENGTH OF GLUED JOINTS ON FLEXIBLE SUBSTRATES

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

State of the Art,Inc. High Reliability Thick & Thin Film Resistive Products

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

Transcription:

Non-Hermetic Packaging of RF Multi-Chip Modules Matthew Gruber Lockheed Martin MST Moorestown, NJ 1

A Comment about this Presentation In accordance with ITAR restrictions, a few concessions had to be made to publicly release this information. Representations of bare MMIC die and open modules are not the actual devices used Some performance data shown has been obscured (scales on charts were removed) International Traffic in Arms Regulations (ITAR) dictate that information and material pertaining to defense and military related technologies may only be shared with US Persons unless approval from the Department of State is received or a special exemption is used. A "US Person" is a US citizen or permanent resident who does not work for a foreign company, a foreign government, or a foreign governmental agency/organization. It also means any corporation, business, organization or group that is incorporated to do business in the United States. United States companies can face heavy fines if the Department of State discovers they have exposed, without approval or the use of an exemption, non-us-persons to ITAR-protected information, designs, test data, processes, software code, etc. www.wikipedia.org 2

Introduction Chip and Wire (Traditional approach): Non-Hermetic Packaging: Source: Sweder, J., et. al, Microwave Symposium Digest, 1996., IEEE MTT-S, Vol. 1, Pg 57-60 Size: 2.4 x 1.15 x.20 Size: 1.5 x 1.1 x.25 Bare GaAs MMIC die mounted on a hermetic, ceramic substrate and interconnected by wirebonds Plastic encapsulated GaAs MMICs mounted to a PC board using commercial surface mount assembly processes 3

Electronics Packaging Inflection Points Future of Electronics mmw, RF, Mixed Analog & Digital on a Single Chip 1980 Inflection Point Requires Additional Investment to Maintain Industry Lead 1990 2000 2010 2020 Digital & Analog Processing using COTS & LM Designs COTs+ MMICs RFICs & MMICs Heterogeneous Integration Commercial Technology Is Driving Solutions That Benefit Defense Products 4

Advantages of Non-Hermetic Packaging Major reduction in packaging cost Non-Hermetic packages $1-5 Ceramic package >$150 Major reduction in assembly cost Surface mount assembly costs ~10% of chip & wire assembly Highly-integrated multi-channel PCB significantly reduces total system parts count Significantly improved yield Components are easier to handle Devices can be pre-tested prior to assembly Non-Hermetic Packaging represents a major advancement in RF Multi-Chip Module design 5

A Range of Solutions are Available Integrated LCP Multi-Chip Module Air Cavity QFN w/ LCP Substrate Air Cavity QFN w/ Laminate Substrate Encapsulated QFN A Family of Solutions Exist to Satisfy a Range of Cost and Performance Objectives 6

Encapsulated (QFN) Package 5 x 5 mm 28 Lead 0.05 grams JEDEC MO-220 (Standard for QFN Packages) Copper Die Paddle Direct Electrical & Thermal Contact 7

QFN Cross Section Encapsulated Package QFN Package GaAs Die Bond Wire Plastic Silicone BCB Thermal Epoxy Cu Leadframe 5 5 Stripline Interconnect PbSn Solder Copper Plating Thermal Via 8

Silicone Die Coating Silicone Dome over MMIC Die are coated with Dow Corning Silicone low dielectric constant (ε r =2.2) Provides an additional moisture barrier 9

QFN Cross Section Air Cavity Package Air-Cavity QFN Cross-Section Dam & Fill Encapsulant Conformal Coating QFN Package Lid Cu Leadframe 5 10

EM Modeling of Package to PCB Transition All RF transitions into and out of QFN must be EM modeled to ensure that the inductance of the leadframe and wirebonds do not de-tune the circuit. Accurate modeling is key to maximizing performance of the packaged MMIC. 11

QFN Package Designs LNA QFN MFC QFN MAALGM0006-DIE Package Size: 7.65mm x 5mm MA03501D Package Size: 7mm x 9mm Limiter QFN Driver QFN MAAPGM0027-DIE Package Size: 8mm x 8mm Package Size: 5mm x 5mm 12

Environmental Testing An environmental test vehicle was fabricated with 3 variants: Ceramic/Hermetic Package (Baseline) Air Cavity QFN Air Cavity QFN with ALD coating Three environmental tests were performed: Temp Cycling: -40ºC to +125ºC 1000 Cycles THB: 85ºC/85%RH, 2000 Hrs. Unbiased HAST: 110ºC/85%RH, 1000 Hrs. HTOL: 150ºC, 1000 Hrs. Environmental Test Board 13

Environmental Test Results Environmental Testing Validates Reliability of Plastic Packaged MMICs 14

Summary Non-hermetic MMIC packaging significantly decreases RF Multi-Chip Module packaging cost Increased yield Decreased assembly complexity Encapsulated and Air-Cavity options provide end user with cost vs. performance options Use of Air Cavity QFNs enables RF performance closely matched to chip and wire baseline Environmental test results verify the robustness of the packaging approach against even extreme environmental conditions Thank You! 15