Development and Processing of an Anodic Bondable LTCC Tape

Size: px
Start display at page:

Download "Development and Processing of an Anodic Bondable LTCC Tape"

Transcription

1 Development and Processing of an Anodic Bondable LTCC Tape E. Müller, T. Bartnitzek, F. Bechtold, B. Pawlowski, P. Rothe, R. Ehrt, A. Heymel, E. Weiland, T. Schröter, S. Schundau, K. Kaschlik VIA electronic GmbH Hermsdorf, Thüringen, 07629, Germany Phone: +49 (0) , Fax: +49 (0) e.mueller@via-electronic.de; t.bartnitzek@via-electronic.de Abstract In this research project we developed and tested successfully a new LTCC tape for anodic bonding between LTCC and silicon. With a CTE = 3,4 x 10-6 /K it is matched to the CTE of silicon and close to silicon in its behaviour. Driving force was miniaturization and increasing integration density of an acceleration sensor. The targetted size reduction was 40%. The anodic bondable wafer had been substituted with the anodic bondable LTCC multilayer. The sensor, geometric size 4,5 x 7,2 x 1,5 mm 3, had successfully been designed and manufactured and qualified. After material development, the LTCC processability of the developed tape had been tested as well as material compatibility with gold thick-film-metallization. These LTCC substrates had been processed with thin film technology, with adapted material systems, as well. We have manufactured metallized anodic bondable LTCC multilayer wafers, size up to 4 inch, thickness 0,6mm suitable for wafer level packaging. The measured surface roughness of the polished LTCC substrates was Ra < 100nm, substrate flatness < 5µm/10mm. The anodic bonding tests with LTCC wafers had been carried out with applied bonding temperatures of , voltage 1,0-1,5 kv and demonstrated that the novel LTCC material is appropiate for use in silicon (MEMS) technology. Key words: LTCC, Anodic Bonding, Accelerometer, Miniaturization, Ceramic Packaging, MEMS 1. Introduction The worldwide demand of miniaturization in microelectronics and components and increasing packaging density was the main driving force for the development of this new material: the anodic bondable LTCC tape. LTCC technology offers a potential solution for hermetic packaging direct at wafer level. Goal in this research project was size reduction of an existing acceleration sensor of 40% by the fact that the wafer, which usually joins with silicon wafer at anodic waferbonding, was substituted with anodic bondable LTCC multlayer wafer. LTCC means Low Temperature Cofired Ceramic. The core of this technology is a low temperature sintering, flexible ceramic foil. Green tapes (= unsintered foils) are mechanically structured, printed with established thick film technology, laminated together and then sintered (cofired) at about 900. The result is a three dimensional wired high density multilyer board made of ceramic. The multilayer board is further processed with the well known interconnection technologies of screen printing, chip and wire bonding and sourface mount technology. Anodic bonding, the direct wafer bonding technology is a hermetic sealing technique suitable for sensor packaging. The anodic bonding of LTCC with silicon at wafer level with processing temperatures of and U = 1,0 1,5 kv is a new concept of anodic bonding. This technique enables new functionalities and packaging and enhancement of component performances. Using LTCC technology for the anodic bondable substrates allows a series of advantages like: - multifunctionality with 3D interconnected multilayer substrate - ceramic multilayer packaging structure with hermetic packaging between chip and LTCC

2 - decreasing packaging size with direct interconnections between chip and package - use of standard thick film technology - possibility of thin film structuring - standard assembly and interconnection technologies of the LTCC modul - potential of passive element integration (to move passives from the expensive chip area into the LTCC area) - possibility for local bonded areas: size of the bonded area can be controlled by structuring the LTCC surface in green or sintered state - variable single layer thickness down to 50µm and polished down to 10-20µm - potential for MEMS products - LTCC standard wafer technology enables efficient low cost production Within this research project, the regional partners Hermsdorfer Institut für Technische Keramik, Hermsdorf (HITK), Institut für Fügetechnik und Werkstoffprüfung Jena (IFW), Siegert TFT, Hermsdorf and M & S, Jena worked together with VIA electronic, Hermsdorf and present the successful developed anodic bondable LTCC tape. 2. Requirements Direct wafer bonding puts high demands on wafers. Challenges are imposed by reducing or eliminating mechanical stress due to differences in the coefficients of thermal expansion of the package materials: LTCC substrate and silicon. The development of the anodic bondable LTCC tape includes several requirements and investigation aspects like: material composition development with anodic bonding properties and matched CTE to CTE of silicon fitting and optimization of tape casting process LTCC processability compatibility with thick film Au metallization system high surface quality: sufficiently flat 4 inch substrates and low sourface roughness adequate polishing technology for ceramic substrates of diameter 100mm and substrate thickness < 1 mm anodic bonding processability at wafer level packaging Therefore, detailed scientific investigations had to be carried out. 3. Material Development A new modified ceramic composite tape has been developed. The tape casting process, the binder burnout and the firing were adapted to the new tape material. The composition of the -ceramic tape was optimized by partially substituting the key ingredients and borosilicate by CTE min -es, cordierite and Na + -es. The Na + - content is necessary to realized the ionic migration between silicon and -ceramic. The other materials are basic ingredients for the adaptation of the CTE. Several material combinations were tested as shown in the following fig. 1. cordierite CTE min cordierite CTE min Fig. 1: scheme of LTCC composition, partial substitution of basic ingredients by cordierite and CTE min -es The original -ceramic-tape is a composite between and borosilicate (fig. 1, above left). The is responsible for forming the composite and inhibits the firing process. The lowers the firing temperature. By partial substitution of the individual components it should be possible to lower the coefficient of thermal expansion of the tape to match that of silicon and to provide enough Na + for anodic bondability. In a first step the partial substitution of by CTE min - es (fig. 1 above right) was tested. Different Na + -containing es like Ceran and Sitag proofed ineffective. Therefore in a second step the was partially substituted by cordierite (fig. 1 below left). In the third test series, both substitution methods were combined. Alumina was partially substituted by cordierite and the by CTE min -. Finally, the coefficient of thermal expansion of the new composite tape is equal to that of silicon. To realize a tape thickness of about 100µm with high surface quality it was essential to use fine

3 grained raw materials. A procedure of powder pretreatment was used to obtain fine-grained powders with mean grain size of 600 nm 700 nm. Milling experiments with cordierite and different types of were performed. As an example, fig. 2 shows the particle size of a fine milled borosilicate, milled in a tumbling mill (left) or an attrition mill (right). The milling in an attrition mill results in grain sizes of nm. The challenge consisted of processing this anodic bondable LTCC as wafer sized multilayer metallized stack with multi ups in 5 inch size (green) for realization of an 4 inch anodic bondable LTCC multilayer wafer. layer Stacked vias Sedigraph 5100 Sympatec Helos, Trockendisp Sedigraph 5100 Symatec Helos, Naßdisp. BET: 16,09 m²/g Fig. 3: Outline cross section of anodic bondable LTCC 8-layer substrate, with stacked vias, cross section, thickness 0,6 mm 0 0,1 µm 1 µm 10 µm Korngröße Feinmahlung Borofloat 33 (Trommelmühle) GV 36 - Naßmahlung (MEK) 96 Std. Fig. 2: Fine milling of borosilicate The processing of the raw materials is a key step in the preparation of the novel tapes. Different material combinations were tested for tape casting. Ceramic slurry formulations have been developed. A stress-free tape without drying shrinkage was obtained using an optimized drying technology, special carrier tapes and new solvent compositions. The new LTCC tape: borosilicate / Al 2 O 3 / cordierite composite was prepared with a coefficient of thermal expansion of 3,4 ppm/k and a Na + - content of 1,7 wt %. 4. LTCC Processing 1,03 µm 1,35 µm 0,1 µm 1 µm 10 µm Korngröße Several series of various developed LTCC tapes were tested and processed. To investigate their LTCC process compatibility, running through all LTCC-processing steps like sheet cutting, conditioning, punching, screen printing, stacking, laminating and sintering had been carried out, see fig. 3 and table 1. One LTCC tape with a CTE of 3,4 ppm/k at 400 fulfills LTCC processability and also best anodic bonding properties without inducing thermomechanical stress. 0 Feinmahlung Borofloat 33 (Attritor) GF 06 - sprühgetrocknetes Produkt 0,62 µm 1,18 µm Each process step required adapting of the processing parameters. Optimization of laminating and sintering technique was necessary. Sintering shrinkage with shrinking tolerances were evaluated. Table 1: Processability of anodic bondable LTCC tape LTCC processing step Processing Tape handling, 120 µm not critical thickness, sheet cutting, removing of carrier foil Via Punching, 200µm not critical Via filling not critical Conductor printing, not critical standard Stacking, positioning not critical Isostatic lamination not critical Sintering, 5 inch not critical, substrate, 0,6 mm after thickness optimization metallization compatible compatibility Au thick film pastes After several metallizing tests, a compatible metallization system in gold was found and used in manufacturing of the metallized LTCC wafer substrates, see fig. 4 and 5.

4 The principle bases on the Na + - diffusion and building of SiO2- bridges and oxide layer at the interface -silicon with tensile strenght of several MPa. Sourface roughness, waviness and chemical composition of the materials mainly determine bonding results. Fig. 4: Anodic bondable 4 inch LTCC wafer substrate, metallized, multi up, 200 µm Au-vias The anodic bonding properties of this new LTCC are based on its adequate component which contains the Na +. After bond tests of several LTCC tapes it was clear that only when essential aspects are taken into account, optimal bonding is possible: - CTE matched on that of silicon - CTE difference LTCC-Si from : < +/- 0,2 ppm/k - sufficient Na + -content : 1-2 wt % - minimal sourface roughness Ra < 100nm - Wafer flatness < 5 µm/10mm - Bonding temperature: For obtaining a good bonding result it is very important to have high qualitative polished substrate surface. Therefore, polishing technique for ceramic substrates of diameter 100mm with substrate thickness < 1 mm and flatness < 5µm/10mm with metallization (vias on surface), Ra < 100nm represented a real challenge. Experience and optimization of the polishing process were necessary to fulfill all these requirements. Fig. 5: Anodic bondable LTCC wafer, 4 layer, wafer thickness 0,5 mm, with embedded metallization, polished Tested bonding parameters: - temperature: voltage: V (possibility to use lower voltage) - bonding time: 3-20min, see fig. 6 We obtained following LTCC substrate values: Sintering shrinkage S x, y = 16% +/- < 0,2 % (within the same tape lot, at 25 MPa) Sourface roughness Ra as fired 0,2 µm Substrate flatness as fired < 10µm/10 mm For big sized wafer processing, tolerance of sintering shrinkage +/- < 0,2 % will decrease yield substantially so, shrinkage tolerance of the LTCC substrates have to be improved further on. 5. Anodic Bonding Processing The standard anodic bonding process refers to bonding of Na + - with silicon, in direct contact, without adhesive, at high voltage U = 1,0 1,5 kv and temperature of 400. Fig.6: Anodic bonded LTCC test sample, diameter 50 mm on Si-wafer with diameter 100mm

5 Good bonding between this metallized LTCC material and Si-wafers over the whole 4 inch wafer surface had been obtained, see fig. 7. electrodes Silicon LTCC Silicon Glass Fig.9: Outline cross section of acceleration chip sensor and bonded layers LTCC Fig.7 : SEM, cross section of anodic bonded LTCC with Silicon The new LTCC with CTE of 3,4 ppm/k matches the CTE of silicon, see fig. 8. Bonding strenght tests (pulltest, Instron 4411) showed that not the LTCC-Si bonding area had been destroyed and broken but the silicon or LTCC material in the joined region. There was no bowing of the joined layer so that insignificant thermo-mechanical stress will be induced in the LTCC and silicon layer. The metallized LTCC wafer had been bonded simultaneously with the Si-wafer and wafer, a three layer stack as 4 inch multi up. The electrodes had been sputtered in aluminium on LTCC wafer connecting the Au-vias with thin film CrNi and Al-layer system. Singulation had been carried out by dicing saw, see fig. 10. CTE (ppm / K) 4,5 3 1, Temperature () LTCC with Au-vias LTCC unmetallized Fig.10: Acceleration chip sensor, LTCC wafer bonded with Si-wafer. Left: before singularization, right: singularized 4,5 x 7,2 x 1,5 mm 3 Testing and functional measurements of the manufactured demonstrator were performed with success. Fig.8: CTE measurement on anodic bondable LTCC with and without metallization (vias) 6. Demonstrator The outline of the realized demonstrator, an acceleration chip sensor with differential capacitive method, is shown in fig Conclusions In this research project we have obtained a very good result in material development and processing of a new functional LTCC tape, the anodic bondable LTCC, with anodic bonding properties and CTE of 3,4 ppm/k, closely matched to CTE of silicon. After material development, the LTCC processability of the anodic bondable tape had been demonstrated as well as material compatibility with gold thick-film-metallization. With this new LTCC tape and anodic bonding wafer technology we have manufactured successfully a miniaturized acceleration chip sensor. Its functionality had been proven.

6 Therefore, joining of metallized LTCC multilayer and silicon in a wafer process without any intermediar bonding layers is possible. Future chip packaging will include joining chip and LTCC, some functions will be in chip, some in LTCC. The possibility of using LTCC substrates for MEMS applications is given as well as the potential of application for biological and chemical sensor chips with fluid channels. Overall manufacturing cost may decrease because of the reduced packaging size. The good results in development of this new LTCC tape led to the contact and common activities with new partners. Also, ideas of new innovative packaging concepts and new products are in discussion. Acknowledgements The work carried out was supported by the German Ministry of Education and Research (BMBF) in the research project MABOGOS (FKZ 03WKF01B, FANIMAT). References [1] Gerlach A., Maas D., Seidel D., Bartuch H., Schundau S., Kaschlik K., Low-temperature anodic bonding of silicon to silicon wafers by means of intermediate layers, Microsystem Technologies, Band 5 (1999) H 3, pg [2] Müller E., Pawlowski B., Weiland E., Brode W., Heymel A., Kaschlik K., Buß W., Mikrostrukturierte und anodisch bondbare Glaskeramikfolien für optische und sensorische Anwendungen MABOGOS, Abschlußbericht, BMBF Projekt 03WKF01, 2004 [3] Bechtold, F.: Technologische Herausforderungen zur Verbesserung der Einsatzmöglichkeiten von LTCC, Symposium der DKG Verfahren der keramischen Mehrlagentechnik: Stand und Zukunftsperspektiven, Erlangen 2004 [4] MEMS packaging Microphone, VTT electronics, ms_microphone.htm [5] Hunt B., LTCC integration gets fired up, Microwave Engineering, June 2002 [6] Bergstedt L., Persson K., Printed Glass for Anodic Bonding - A Packaging Concept for MEMS and System on a Chip, Advancing Microelectronics, Vol. 29, No. 1, 2002

Fraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER

Fraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS

More information

SCHOTT MEMpax New options for the MEMS industry. NMN Technology Day Schott AG Grünenplan

SCHOTT MEMpax New options for the MEMS industry. NMN Technology Day Schott AG Grünenplan SCHOTT MEMpax New options for the MEMS industry NMN Technology Day Schott AG Grünenplan 06.11.2012 Agenda 2 Agenda 1. SCHOTT thin glass for Electronics & Biotech 2. MEMS Industry and Motivation for MEMpax

More information

A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate

A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate Minehiro Itagaki, Nobuhiro Hase, Satoru Yuhaku, Yoshihiro Bessho and

More information

HIGH K LOW LOSS DIELECTRICS CO-FIREABLE WITH LTCC*

HIGH K LOW LOSS DIELECTRICS CO-FIREABLE WITH LTCC* Active and Passive Elec. Comp., 2002, Vol. 25, pp. 141 145 HIGH K LOW LOSS DIELECTRICS CO-FIREABLE WITH LTCC* CHRISTINA MODES a,{, STEFAN MALKMUS b and FRIEDER GORA c a W.C. Heraeus GmbH & Co KG, Circuit

More information

A LOW TEMPERATURE CO-FIRED

A LOW TEMPERATURE CO-FIRED Active and Passive Elec. Comp., 1998, Vol. 20, pp. 215-224 Reprints available directly from the publisher Photocopying permitted by license only (C) 1998 OPA (Overseas Publishers Association) Amsterdam

More information

Wire-bonds Durability in High-temperature Applications M. Klíma, B. Psota, I. Szendiuch

Wire-bonds Durability in High-temperature Applications M. Klíma, B. Psota, I. Szendiuch Ročník 2013 Číslo V Wire-bonds Durability in High-temperature Applications M. Klíma, B. Psota, I. Szendiuch Department of Microelectronics, Faculty of Electrical Engineering and Communication, Brno University

More information

ADVANCED LTCC PROCESSES USING PRESSURE ASSISTED SINTERING

ADVANCED LTCC PROCESSES USING PRESSURE ASSISTED SINTERING ADVANCED LTCC PROCESSES USING PRESSURE ASSISTED SINTERING Heiko Thust Michael Hintz, Arne Albrecht Technical University of Ilmenau Ilmenau, Thuringia, Germany Heiko.thust@tu-ilmenau.de ABSTRACT Low Temperature

More information

Preprint - Mechatronics 2008, Le Grand-Bornand, France, May

Preprint - Mechatronics 2008, Le Grand-Bornand, France, May Potentialities of piezoresistive cantilever force sensors based on free standing thick films Hélène Debéda(*), Isabelle Dufour, Patrick Ginet, Claude Lucat University of Bordeaux 1, IMS Laboratory, 51

More information

II. A. Basic Concept of Package.

II. A. Basic Concept of Package. Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743

More information

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types

A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types A Multilayer Process for 3D-Molded-Interconnect-Devices to Enable the Assembly of Area-Array Based Package Types T. Leneke and S. Hirsch TEPROSA Otto-von-Guericke University Magdeburg, Germany thomas.leneke@teprosa.de

More information

VTT TECHNICAL RESEARCH CENTRE OF FINLAND. LTCC Packaging & Smart System Integration Horten Kari Kautio

VTT TECHNICAL RESEARCH CENTRE OF FINLAND. LTCC Packaging & Smart System Integration Horten Kari Kautio LTCC Packaging & Smart System Integration Horten 19.9.2008 Kari Kautio 1 OUTLINE LTCC technology - processing and materials Thermal management Bare die assembly & sealing Application areas & demonstrators

More information

Low Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards

Low Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards Low Temperature Co-fired Ceramics () Multi-layer Module Boards Example: Automotive Application Example: Communication Application Murata's Low Temperature Co-fired Ceramics offer highly integrated substrates

More information

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality

More information

Deepukumar M. Nair*, K. M. Nair*, Ken Souders*, Michael Smith*, Mark McCombs*, James Parisi*, Tim Mobley*, and Bradley Thrasher**.

Deepukumar M. Nair*, K. M. Nair*, Ken Souders*, Michael Smith*, Mark McCombs*, James Parisi*, Tim Mobley*, and Bradley Thrasher**. Investigation of Silver Migration Impacts on Microwave Systems Fabricated on LTCC Substrate Under High-Power RF Excitation and High Temperature and Humidity Conditions. Deepukumar M. Nair*, K. M. Nair*,

More information

Wafer-to-Wafer Bonding and Packaging

Wafer-to-Wafer Bonding and Packaging Wafer-to-Wafer Bonding and Packaging Dr. Thara Srinivasan Lecture 25 Picture credit: Radant MEMS Reading Lecture Outline Senturia, S., Chapter 17, Packaging. Schmidt, M. A. Wafer-to-Wafer Bonding for Microstructure

More information

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion

More information

Hermetic Package for Optical MEMS

Hermetic Package for Optical MEMS Hermetic Package for Optical MEMS F. Seigneur, Y. Fournier, T. Maeder, P. Ryser, J. Jacot EPFL IMT LPM Station 17 CH - 1015 Lausanne + 41 21 693 59 45 frank.seigneur@a3.epfl.ch Abstract This article describes

More information

Development of Novel NOx Sensors and System Integration with Alumina Heater Elements

Development of Novel NOx Sensors and System Integration with Alumina Heater Elements Development of Novel NOx Sensors and System Integration with Alumina Heater Elements UC Riverside PEMS 2016 International Conference & Workshop March 17, 2016 F. Bell, M. Boettcher, J. Chee, J. Fitzpatrick,

More information

Enabling Technology in Thin Wafer Dicing

Enabling Technology in Thin Wafer Dicing Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,

More information

Recent Advances in Die Attach Film

Recent Advances in Die Attach Film Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The

More information

Piezoelectric Polycrystalline (PZT) Components and Wafers

Piezoelectric Polycrystalline (PZT) Components and Wafers Piezoelectric Polycrystalline (PZT) Components and Wafers Industry Leading Piezoelectric Polycrystalline (PZT) Component Manufacturing and Engineering CTS offers high-performance piezoelectric materials

More information

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV. Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

3D technologies for integration of MEMS

3D technologies for integration of MEMS 3D technologies for integration of MEMS, Fraunhofer Institute for Electronic Nano Systems Folie 1 Outlook Introduction 3D Processes Process integration Characterization Sample Applications Conclusion Folie

More information

Semicon Europa Wafer Chucks for Lithography. Berliner Glas KGaA Herbert Kubatz GmbH & Co. Sven Götze

Semicon Europa Wafer Chucks for Lithography. Berliner Glas KGaA Herbert Kubatz GmbH & Co. Sven Götze Semicon Europa 2011. Wafer Chucks for Lithography. Berliner Glas KGaA Herbert Kubatz GmbH & Co. Sven Götze 1 Export driven, medium-sized, innovative. Solutions in Optics High Tech in Glass Legal form:

More information

Functional Ceramics for Electronics and Energy Technology

Functional Ceramics for Electronics and Energy Technology Functional Ceramics for Electronics and Energy Technology Prof. Dr. Aleander Michaelis IKTS in Dresden employees ca. 160 usable space: ca. 9200 m 2 clean rooms ca. 350 m 2 FhG Group: Materials and Components

More information

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society SLID bonding for thermal interfaces Thermal performance Outline Background and motivation The HTPEP project Solid-Liquid Inter-Diffusion (SLID) Au-Sn SLID Cu-Sn SLID Reliability and bond integrity Alternative

More information

A Novel Thermal Management Approach for Packaging of High Power GaN Devices

A Novel Thermal Management Approach for Packaging of High Power GaN Devices A Novel Thermal Management Approach for Packaging of High Power GaN Devices April 6 th, 2016 1 000304 Agenda - Thermal Management Flange and Package Materials - GaN High Power Densities and the New RF

More information

Ceramic Microchannel Devices for Thermal Management. C. Lewinsohn, J. Fellows, and H. Anderson Ceramatec, Inc. Salt Lake City, UT

Ceramic Microchannel Devices for Thermal Management. C. Lewinsohn, J. Fellows, and H. Anderson Ceramatec, Inc. Salt Lake City, UT Ceramic Microchannel Devices for Thermal Management C. Lewinsohn, J. Fellows, and H. Anderson Ceramatec, Inc. Salt Lake City, UT The Right Size for The Right Physics centi milli micro 2 Multiscale Structure

More information

Molding materials performances experimental study for the 3D interposer scheme

Molding materials performances experimental study for the 3D interposer scheme Minapad 2014, May 21 22th, Grenoble; France Molding materials performances experimental study for the 3D interposer scheme Y. Sinquin, A. Garnier, M. Argoud, A. Jouve, L. Baud, J. Dechamp, N. Allouti,

More information

SIMPLY PRECISE USER MANUAL GRATING DISK. Eigenschaften von linearen Maßverkörperungen

SIMPLY PRECISE USER MANUAL GRATING DISK. Eigenschaften von linearen Maßverkörperungen USER MANUAL GRATING DISK Eigenschaften von linearen Maßverkörperungen 2 Index 1. Overview... 3 2. Grating disks - types... 4 3. Properties - Aluminium grating disk... 6 4. Properties - Floatglas grating

More information

BOROFLOAT & Glass Wafers: A Union of Inspiration & Quality

BOROFLOAT & Glass Wafers: A Union of Inspiration & Quality Home Tech SCHOTT North America, Inc. 553 Shepherdsville Road Louisville, KY 4228 USA Phone: +1 (52) 657-4417 Fax: +1 (52) 966-4976 Email: borofloat@us.schott.com www.us.schott.com/borofloat/wafer BOROFLOAT

More information

APPLICATION OF CERAMIC TECHNOLOGIES IN ALL SOLID STATE BATTERIES

APPLICATION OF CERAMIC TECHNOLOGIES IN ALL SOLID STATE BATTERIES APPLICATION OF CERAMIC TECHNOLOGIES IN ALL SOLID STATE BATTERIES Mareike Wolter, Kristian Nikolowski, Katja Wätzig, Jochen Schilm, Uwe Partsch Expertise in ceramics Energy and Environmental Technologies

More information

DIRECT LASER SINTERING OF BOROSILICATE GLASS

DIRECT LASER SINTERING OF BOROSILICATE GLASS DIRECT LASER SINTERING OF BOROSILICATE GLASS F. Klocke, A. McClung and C. Ader Fraunhofer Institute for Production Technology IPT, Aachen, Germany Reviewed, accepted August 4, 2004 Abstract Despite the

More information

TUTORIAL ON THICK FILM METALLIZATION. CMC Laboratories, Inc.

TUTORIAL ON THICK FILM METALLIZATION. CMC Laboratories, Inc. TUTORIAL ON THICK FILM METALLIZATION CMC Laboratories, Inc. 1 Outline of Thick Film Tutorial 1. Idealized Microstructure for Thick Film Metallization i Systems 2. Bonding Mechanisms in Thick Film Metallization

More information

Trends in Device Encapsulation and Wafer Bonding

Trends in Device Encapsulation and Wafer Bonding Trends in Device Encapsulation and Wafer Bonding Roland Weinhäupl, Sales Manager, EV Group Outline Introduction Vacuum Encapsulation Metal Bonding Overview Conclusion Quick Introduction to EV Group st

More information

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,

More information

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm)

R Sensor resistance (Ω) ρ Specific resistivity of bulk Silicon (Ω cm) d Diameter of measuring point (cm) 4 Silicon Temperature Sensors 4.1 Introduction The KTY temperature sensor developed by Infineon Technologies is based on the principle of the Spreading Resistance. The expression Spreading Resistance derives

More information

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices Kato et al.: High-Temperature-Resistant Interconnections (1/6) [Technical Paper] High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

More information

Ceramic and glass technology

Ceramic and glass technology 1 Row materials preperation Plastic Raw materials preperation Solid raw materials preperation Aging wet milling mastication Mixing seving Grain size reduction Milling Crushing Very fine milling Fine milling

More information

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies

TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies Jian-Yu Shih 1,Yen-Chi Chen 2, Cheng-Hao Chiang 1, Chih-Hung Chiu 2, Yu- Chen Hu 1, Chung-Lun Lo 2, Chi-Chung Chang

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight Aluminum Silicon Carbide (AlSiC) Microprocessor Lids and Heat Sinks for Integrated Thermal Management Solutions Mark A. Occhionero, Robert A. Hay, Richard W. Adams, Kevin P. Fennessy, and Glenn Sundberg

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

5.8 Diaphragm Uniaxial Optical Accelerometer

5.8 Diaphragm Uniaxial Optical Accelerometer 5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX 1- What is 2- How does it work? 3- How do we make it? 4- Applications 5- Processing? WHAT IS? Thick aluminium based substrate, cladded in ED copper foil. Designed for an effective thermal dissipation and

More information

PARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS

PARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS Stresa, Italy, 26-28 April 2006 J. Iannacci 1,2, J. Tian 1, S.M. Sinaga 1, R. Gaddi 2, A. Gnudi 2, and M. Bartek 1 1) HiTeC-DIMES, Delft University of Technology, Mekelweg 4, 2628 CD Delft, the Netherlands

More information

Long-term reliability of SiC devices. Power and Hybrid

Long-term reliability of SiC devices. Power and Hybrid Long-term reliability of SiC devices Power and Hybrid Rob Coleman Business Development and Applications Manager TT electronics, Power and Hybrid Roger Tall Product Specialist Charcroft Electronics Ltd

More information

A 600 Degrees C Wireless Multimorph-Based Capacitive MEMS Temperature Sensor for Component Health Monitoring

A 600 Degrees C Wireless Multimorph-Based Capacitive MEMS Temperature Sensor for Component Health Monitoring Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 1-29-2012 A 600 Degrees C Wireless Multimorph-Based Capacitive MEMS Temperature Sensor for Component Health Monitoring

More information

Thick Film Power Resistor with Thick Printed Copper Terminals

Thick Film Power Resistor with Thick Printed Copper Terminals Thick Film Power Resistor with Thick Printed Copper Terminals Jiri Hlina 1), Jan Reboun 1), Jan Johan 2), Lukas Stepan 2), Ales Hamacek 1) 1) Faculty of Electrical Engineering, Department of Technologies

More information

State of the Art,Inc. High Reliability Thick & Thin Film Resistive Products

State of the Art,Inc. High Reliability Thick & Thin Film Resistive Products State of the Art,Inc. High Reliability Thick & Thin Film Resistive Products SOTA THE PROVEN SOURCE FOR THE WORLD S HIGHEST RELIABILITY RESISTIVE PRODUCTS Established in 1969, State of the Art, Inc. (SOTA)

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

High Thermal Conductivity Silicon Nitride Ceramics

High Thermal Conductivity Silicon Nitride Ceramics Journal of the Korean Ceramic Society Vol. 49, No. 4, pp. 380~384, 2012. http://dx.doi.org/10.4191/kcers.2012.49.4.380 Review High Thermal Conductivity Silicon Nitride Ceramics Kiyoshi Hirao, You Zhou,

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Aerosol Jet International User Group Meeting. Metallization and Functional Structures by Aerosol Jet deposition

Aerosol Jet International User Group Meeting. Metallization and Functional Structures by Aerosol Jet deposition 17.10.2012 1 2012 Aerosol Jet International User Group Meeting Metallization and Functional Structures by Aerosol Jet deposition Andreas Brose Institut für Mikro- und Sensorsysteme Lehrstuhl Mikrosystemtechnik

More information

Tackling the optical interconnection challenge for the Integrated Photonics Revolution

Tackling the optical interconnection challenge for the Integrated Photonics Revolution Tackling the optical interconnection challenge for the Integrated Photonics Revolution Dr. Ir. TU Delft, Precision and Microsystems Engineering m.tichem@tudelft.nl Microfabrication and MEMS Si microfabrication

More information

Challenges for Embedded Device Technologies for Package Level Integration

Challenges for Embedded Device Technologies for Package Level Integration Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI

More information

3M Thermally Conductive Adhesive Tape 8940

3M Thermally Conductive Adhesive Tape 8940 Product Information Sheet 15. Oct 2004 Supersedes Version 01. Mai 2004 Product Description 3M TM Thermally Conductive Adhesive Tape 8940 is designed to provide an efficient heat transfer path between heat

More information

Integrated thick-film hybrid microelectronics applied on different material substrates

Integrated thick-film hybrid microelectronics applied on different material substrates Integrated thickfilm hybrid microelectronics applied on different material substrates C. Jacq, T. Maeder, S. MenotVionnet, I. Saglini, H. Birol, and P. Ryser EPFL LPM Lausanne, Switzerland lpmwww.epfl.ch

More information

Cost effective manufacturing of tungsten heavy alloy foil and sheet material

Cost effective manufacturing of tungsten heavy alloy foil and sheet material Manuscript refereed by Mr Dov Chaiat (Tungsten Powder Technology, Israel) Cost effective manufacturing of tungsten heavy alloy foil and sheet material D. Handtrack, B. Tabernig, H. Kestler, L.S. Sigl PLANSEE

More information

10 Manor Parkway, Suite C Salem, New Hampshire

10 Manor Parkway, Suite C Salem, New Hampshire Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,

More information

Kevin O. Loutfy and Dr. Hideki Hirotsuru

Kevin O. Loutfy and Dr. Hideki Hirotsuru Advanced Diamond based Metal Matrix Composites for Thermal Management of RF Devices By Kevin O. Loutfy and Dr. Hideki Hirotsuru Agenda - Thermal Management Packaging Flange Materials - GaN High Power Densities

More information

3M XYZ / Isotropic Electrically Conductive Adhesive Transfer Tape 9709

3M XYZ / Isotropic Electrically Conductive Adhesive Transfer Tape 9709 Technical Data October, 2009 3M XYZ / Isotropic Electrically Conductive Adhesive Transfer Tape 9709 Product Description 3M XYZ/Isotropic Electrically Conductive Adhesive Transfer Tape 9709 is a pressure

More information

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out 57 Chapter 3 Fabrication of Accelerometer 3.1 Introduction There are basically two approaches for bulk micromachining of silicon, wet and dry. Wet bulk micromachining is usually carried out using anisotropic

More information

V I S H AY I N T E R T E C H N O L O G Y, I N C. Vishay Electro-Films. w w w. v i s h a y. c o m

V I S H AY I N T E R T E C H N O L O G Y, I N C. Vishay Electro-Films. w w w. v i s h a y. c o m V I S H AY I N T E R T E C H N O L O G Y, I N C. Pattern Substrates Using Thin Film Technology Vishay Electro-Films Application-Specific Pattern Substrates P r e c i s i o n R e s i s t o r s C a p a b

More information

Calcined and Reactive Aluminas for Refractories

Calcined and Reactive Aluminas for Refractories European Regional Product Data Calcined and Reactive Aluminas for Refractories Think alumina, think Almatis. RP-EU/RCP/007/R08/0812/MSDS 387/1000 Calcined Aluminas for Refractories unground CT 19 CT 800

More information

Supporting Information

Supporting Information Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,

More information

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab Nondestructive Internal Inspection The World s Leading Acoustic Micro Imaging Lab Unmatched Capabilities and Extensive Expertise At Your Service SonoLab, a division of Sonoscan, is the world s largest

More information

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions

More information

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information. 1 Introduction 1.1 Overview of MEMS fabrication Microelectromechanical systems (MEMS) fabrication developed out of the thin-film processes first used for semiconductor fabrication. To understand the unique

More information

A Study on Injection Moulding of Two Different Pottery Bodies

A Study on Injection Moulding of Two Different Pottery Bodies A Study on Injection Moulding of Two Different Pottery Bodies M. Y. Anwar 1, M. Zubair 1, M. Ajmal 1, and M. T. Z. Butt 2 1. Department of Metallurgical & Materials Engineering, UET Lahore. 2. Faculty

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen

More information

Wire Bonding Integrity Assessment for Combined Extreme Environments

Wire Bonding Integrity Assessment for Combined Extreme Environments Wire Bonding Integrity Assessment for Combined Extreme Environments Maria Mirgkizoudi¹, Changqing Liu¹, Paul Conway¹, Steve Riches² ¹Wolfson School of Mechanical and Manufacturing Engineering, Loughborough

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

Copyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.

Copyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE. Copyright 2008 Year IEEE. Reprinted from IEEE ECTC 2008. 27-30 May 2008, Florida USA.. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE

More information

Two Chips Vertical Direction Embedded Miniaturized Package

Two Chips Vertical Direction Embedded Miniaturized Package Two Chips Vertical Direction Embedded Miniaturized Package Shunsuke Sato, 1 Koji Munakata, 1 Masakazu Sato, 1 Atsushi Itabashi, 1 and Masatoshi Inaba 1 Continuous efforts have been made to achieve seemingly

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Introduction of CSC Pastes

Introduction of CSC Pastes Introduction of CSC Pastes Smart Phones & Conductive Pastes Chip Varistors Chip Inductors LC Filters Flexible Printed Circuit Boards Electronic Molding Compounds ITO Electrodes PCB Through Holes Semiconductor

More information

Advances in Telescope Technology: Mirror Alternatives for the Far IR

Advances in Telescope Technology: Mirror Alternatives for the Far IR Advances in Telescope Technology: Mirror Alternatives for the Far IR June 4, 2015 D. Redding Jet Propulsion Laboratory, California Institute of Technology 1 Silicon Carbide Primary Mirrors Actuated Hybrid

More information

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Development of System in Package

Development of System in Package Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article

More information

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive Supplementary Information Channel fabrication Glass microchannels. A borosilicate glass wafer

More information

Advanced Power Module Packaging for increased Operation Temperature and Power Density

Advanced Power Module Packaging for increased Operation Temperature and Power Density 15th International Power Electronics and Motion Control Conference, EPE-PEMC 2012 ECCE Europe, Novi Sad, Serbia Advanced Power Module Packaging for increased Operation Temperature and Power Density Peter

More information

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion

More information

Proceedings Aerosol/Ink Jet Printing Technology for High-Temperature MEMS Sensors

Proceedings Aerosol/Ink Jet Printing Technology for High-Temperature MEMS Sensors Proceedings Aerosol/Ink Jet Printing Technology for High-Temperature MEMS Sensors Alexey A. Vasiliev 1,2,*, Anton V. Nisan 3 and Nikolay N. Samotaev 4 1 Kurchatov Complex of Physical and Chemical Technologies,

More information

Experimental O 3. Results and discussion

Experimental O 3. Results and discussion Introduction Surface coatings to protect against oxidation extend the service temperature and the service life of basic metals. The commercially used coating systems can be divided into three main groups:

More information

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Overview of CMP for TSV Applications Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Outline TSV s and the Role of CMP TSV Pattern and Fill TSV Reveal (non-selective)

More information

Qualification and Performance Specification for Flexible Printed Boards

Qualification and Performance Specification for Flexible Printed Boards Qualification and Performance Specification for Flexible Printed Boards Developed by the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) of IPC

More information

Final Year Project Proposal 1

Final Year Project Proposal 1 Final Year Project Proposal 1 Electromigration reliability study of metallic nanowires Ms Chun Shu Rong As scaling of devices continues, a 50 μm solder bump is experiencing a high current density in the

More information

Thin Wafers Bonding & Processing

Thin Wafers Bonding & Processing Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These

More information

Objectives. Development of oxide ceramic matrix composite (OCMC)

Objectives. Development of oxide ceramic matrix composite (OCMC) 10 th CMCee ; 21.-23.05.12; Dresden Aqueous slurries for oxide ceramic composites: Correlation between mechanical properties of the composite and composition of the Al 2 O 3 / ZrO 2 powder. Arne Rüdinger,

More information

LTCC gas viscosity sensor

LTCC gas viscosity sensor LTCC gas viscosity sensor Th. Maeder, N. Dumontier, C. Jacq, G. Corradini and P. Ryser Laboratoire de Production Microtechnique Ecole Polytechnique Fédérale de Lausanne EPFL - LPM, Station 17, CH-1015

More information

Fraunhofer IZM Berlin

Fraunhofer IZM Berlin Fraunhofer IZM Berlin Advanced Packaging for High Power LEDs Dr. Rafael Jordan SIIT Agenda Gluing Soldering Sintering Transient Liquid Phase Bonding/Soldering Thermo Compression Junction Temperature Measurements

More information

3M Electrically Conductive Adhesive Transfer Tape 9707

3M Electrically Conductive Adhesive Transfer Tape 9707 Technical Data May 2014 3M Electrically Conductive Adhesive Transfer Tape 9707 Product Description 3M Electrically Conductive Adhesive Transfer Tape (ECATT) 9707 is a pressure sensitive adhesive (PSA)

More information