OXIDE SEMICONDUCTOR thin-film transistors (TFTs)

Size: px
Start display at page:

Download "OXIDE SEMICONDUCTOR thin-film transistors (TFTs)"

Transcription

1 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY Effect of Self-Assembled Monolayer (SAM) on the Oxide Semiconductor Thin Film Transistor Seung-Hwan Cho, Yong-Uk Lee, Jeong-Soo Lee, Kang-Moon Jo, Bo Sung Kim, Hyang-Shik Kong, Jang-Yeon Kwon, and Min-Koo Han Abstract In this paper, we proposed the self-assembled monolayer (SAM) as a protection layer against plasma and chemically induced damages to the back interface of an oxide semiconductor during the deposition of the passivation layer. When a thin-film transistor (TFT) is passivated with plasma-enhanced chemical-vapor deposition (PECVD) SiO and solution-based materials, the back interface of the oxide semiconductor could be exposed to plasma and chemically induced damages, respectively. We employed SAMs on the back surface of the oxide semiconductor prior to the passivation process to suppress such damage. The hydrophobic Cl-SAM (3-chloropropyltriethoxysilane) suppressed the degradation in mobility and subthreshold slope (SS) due to ion bombardment during plasma treatment. The hydrophobic CH 3 -SAM (octyltriethoxysilane) successfully blocked chemically induced damage due to solution-based passivation. Index Terms Back interface, oxide semiconductor, self-assembled monolayer (SAM), solution-based passivation. I. INTRODUCTION OXIDE SEMICONDUCTOR thin-film transistors (TFTs) have attracted considerable attention for large size displays, because the oxide semiconductors, such as IGZO [1] [3] and ZTO [4] [6], exhibit high carrier mobility, even in an amorphous state and have good uniformity. However, oxide semiconductor TFTs are very sensitive to environments such as moisture and oxygen. It has been reported that the gaseous molecules are strongly associated with characteristics of oxide transistors [7] [9]. The oxide semiconductor should be passivated with a dense passivation material, such as SiO to block these molecules. SiO deposited by plasma-enhanced chemical-vapor deposition (PECVD) is widely used in passivation materials of oxide semiconductors. In addition, solution-based passivation materials are under development for the printing process. However, TFT characteristics can be altered due to plasma damage and chemically induced damage caused by the passivation mentioned above. The oxide semiconductor is exposed to various plasma, including hydrogen, nitrogen, and oxygen radicals, during SiO passivation by PECVD. It is well known that plasma can degrade TFT characteristics due to ion bombardment. The IGZO film becomes highly conductive by the reduction of oxygen due to the incorporation of hydrogen into the oxide semiconductor [10]. In addition, when the oxide semiconductor is exposed to organic solvents, the adsorbed solvent molecules with high polarity on the back interface of the oxide semiconductor induce carriers in the back surface of the channel and thus threshold voltage is shifted to the negative direction [11]. Therefore, the passivation on the back interface of the oxide semiconductor should be considered to protect the back channel from plasma damage and chemically induced damage because the reliability of the TFT is critical to the back channel. The purpose of the paper is to report that SAM successfully suppresses physical and chemical damages on the back interface of the oxide semiconductor as a protection layer. We have deposited SAM on the back surface of the oxide semiconductor prior to passivation. SAMs are easily formed by the chemisorption of hydrophilic head groups on a substrate packed closely to each other by van der Waals interactions [12]. SAM can be applied widely in a passivation layer, since a close-packed SAM is resistant to chemical and physical damages. In this paper, we investigated SAM as a protection layer against physical and chemical damages caused by passivation on the back interface of an oxide semiconductor. Manuscript received April 29, 2011; revised August 17, 2011; accepted September 19, Date of publication November 14, 2011; date of current version January 04, S.-H. Cho is with the Department of Electrical Engineering and Computer Science, Seoul National University, Seoul , Korea, and also with the R&D Center, LCD department, Samsung Electronics, Gyeonggi-do , Korea. ( sh2020.cho@samsung.com). Y.-U. Lee, J.-S. Lee, and M.-K. Han are with the Department of Electrical Engineering and Computer Science, Seoul National University, Seoul , Korea ( leeyu@emlab.snu.ac.kr; jslee@emlab.snu.ac.kr; mkh@snu.ac. kr). K.-M. Jo, B. S. Kim, and H.-S. Kong are with the R&D Center, LCD department, Samsung Electronics, Gyeonggi-do , Korea. ( kangmoon.jo@samsung.com; bskim86@samsung.com; hskong@samsung.com). J.-Y. Kwon is with the School of Integrated Technology, Yonsei University, Incheon , Korea ( jangyeon@yonsei.ac.kr). Color versions of one or more of the figures are available online at ieeexplore.ieee.org. Digital Object Identifier /JDT II. EXPERIMMENTAL We fabricated bottom gate a-gizo TFTs, as shown in Fig nm Mo metal is deposited on a glass substrate as a gate electrode. SiO (300 nm) was deposited by PECVD at 370 Cas a gate insulator. A 40 nm ITO metal is used as drain and source electrodes. The a-igzo active layer was formed by sputtering. Each layer is patterned by photolithography and etching. Then, we deposited two kinds of functionalized SAMs (3-chloropropyltriethoxysilane (Cl-), octyltriethoxysilane (CH -)) on the oxide TFT by the solution method prior to passivation [13]. We employed various widely used materials, such as PMMA, SiO, and SiN, as passivation layers. PMMA is spin-coated by the solution method and annealed at 160 C for 20 min SiO with N O treatment is deposited at 150 C and SiN without X/$ IEEE

2 36 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY 2012 Fig. 1. Cross section of fabricated a- IGZO TFT. Fig. 2. V (10 pa) shift of TFT with various SAMs before and after SAM treatment ( 1V (10 pa) = V (10 pa) (after SAM treatment) V (10 pa) (before SAM treatment). pretreatment is deposited at 180 to 2000 Å film thickness. C by PECVD, respectively, III. RESULTS AND DISCUSSION A. Transfer Characteristics of a-igzo TFT With SAM Treatment After SAM treatment, we observed the different turn-on voltage ( )( at pa) shift of oxide TFTs with two different SAM treatments, as shown in Fig. 2 ( (10 pa) (after SAM treatment) (10 pa) (before SAM treatment)). The in Cl-SAM treated TFT was shifted to the negative direction, while that for in CH -SAM treated TFT varied in the range of V to 0.4 V. This phenomenon is due to SAM having a dipole moment according to a functional group [14] [17]. The dipole moment is negative in the Cl-functional group [16], while it is positive in the CH -functional group [17] (in this paper, the positive direction in the dipole moment is same with that of electric field toward the back interface of the oxide semiconductor). Thus, each SAM can generate the built-in local electric field that accumulates or depletes electrons on the oxide semiconductor. Cl-SAM with negative dipole moment creates a local electric field normal to the semiconductor [16]. This electric field accumulates electrons near the back interface of the oxide semiconductor. Therefore, Cl-SAM with a negative dipole moment forms a high conductive back channel which requires more negative gate bias to deplete the active channel layer. In contrast, CH -SAM with a positive dipole moment generates the opposite build-in electric field to Cl-SAM with a negative dipole moment [16]. The magnitude of the shift in CH -SAM treated-tft was relatively small compared to Cl-SAM treated-tft. In addition, the direction of the shift did not indicate any significant meaning, as Fig. 3. Transfer characteristics of a-igzo TFT as a function of applied gate bias stress time for the (a) TFT(A) with Cl-SAM. (b) TFT(B) without SAM. shown in Fig. 2. It may be attributed to the fact that the number of holes are much less than that of electrons in n-type oxide semiconductor such as IGZO and the built-in electric field due to CH -SAM is not large enough to induce carriers [17]. In that case, the electric field due to CH -SAM with a positive dipole moment could not sufficiently induce holes near the back interface of the oxide semiconductor. Therefore, the small number of induced holes near the back interface can scarcely bend the band. On the other hand, the electric field due to Cl-SAM with a negative dipole moment sufficiently accumulates electrons near the back channel and thus can easily bend the band. This agrees fairly well with the shift in TFT with CH -SAM treatment being negligible. In addition, we measured the bias stability of a-igzo TFTs to investigate SAM as a blocking layer from moisture. The experiments were performed at air condition (40% relative humidity). We observed similar positive shift in both TFT (A) with Cl-SAM and TFT (B) without SAM under positive gate bias stress ( V, V, from 0 s to 1000 s) (the result is not shown here). In contrast, the virgin TFT (B) (without SAM treatment) exhibits large negative shift, including a change of subthreshold slope (SS) compared to TFT (A) with Cl-SAM treatment under negative gate bias stress ( V, V, from 0 s to 1000 s), as shown in Fig. 3. It was previously reported that threshold voltage is

3 CHO et al.: EFFECT OF SAM ON OXIDE SEMICONDUCTOR TFT 37 Fig. 4. Schematic image of field-induced adsorbed H O molecules on the back interface of oxide semiconductor. (a) virgin TFT. (b) TFT with SAM treatment. Fig. 5. Change of mobility and subthreshold swing (SS) before and after SiOx passivation (1SS = SS (after SAM treatment) SS (before SAM treatment)). TABLE I ELECTRICAL CHARACTERISTICS OF OXIDE TFTS. shifted in the negative direction and SS is degraded under negative bias stress, because the field-induced O molecules on the back surface of the oxide semiconductor can act as electron donors as well as acceptorlike deep traps [7]. However, the surface of the oxide semiconductor in Cl-SAM treated TFT is much more hydrophobic than in virgin TFT due to the adsorbed SAM on the back surface of the oxide semiconductor. Fig. 4 shows the schematic image of field-induced adsorbed O molecules on the back interface of oxide semiconductor in TFTs with and without SAM treatment, respectively. Larger negative shift in virgin TFT was observed, since the number of field-induced adsorbed O molecules in SAM treated TFT is much fewer than in the virgin TFT. Therefore, we expect the hydrophobic Cl-SAM successfully blocks the adsorption of these field-induced O molecules. B. Transfer Characteristics of a-igzo With SiO or SiN Passivation First, we investigated SAM, as a protection layer that protects the active layer from plasma damage and hydrogen incorporation during the inorganic passivation process. After SAM treatment, we employed the widely used SiO and SiN film for mass production by the PECVD method on the oxide semiconductor. SiO with N O treatment was deposited at 150 C and SiN without pretreatment was deposited at 180 C, respectively, to 2000 Å film thickness. We observed the variation of mobility and subthreshold swing before and after SiO deposition. Table I shows the change of mobility and SS before and after SiO passivation. The mobility in SAM treated TFT decreased from 6.53 cm V s to 5.24 cm V s, while that in virgin TFT decreased from 6.12 to 4.30cm V s as shown in Fig. 5. The change of SS in Fig. 6. Change of mobility and subthreshold swing (SS) before and after the CF plasma treatment (1SS = SS (after SAM treatment) SS (before SAM treatment)). SAM treated TFT was 0.58 V/decade, while that in virgin TFT was 1.1 V/decade. When the back interface of the oxide semiconductor is exposed to plasma, a damaged bond can be created in the active layer by ion bombardment and it can act as a defect site [10]. Thus, mobility decreases due to damaged bond and SS increases due to defect creation by ion bombardment respectively during plasma treatment. In addition, the adsorbed SAM, as a very thin organic layer on the oxide semiconductor, is resistant to physical damage such as ion bombardment. We treated CF plasma on TFTs after SAM deposition to further investigate the effect of plasma treatment on a-igzo. This is quite similar to the behavior of SiO -passivated TFT before and after passivation, as shown in Fig. 6. Based on this fact, we can explain SAM may effectively suppress physical plasma damage, such as ion bombardment and then the degradation in mobility and SS of SAM-treated TFT is less than in virgin TFT. In contrast, after SiN passivation, we observed all TFTs (from 1 Ato 1.5 Aat V, V) were not modulated by gate voltage (always on-state), even though they were treated with SAM. Similarly, all TFTs became highly conductive after H plasma treatment on a-igzo (the result is not shown here). This is well known as an incorporation of hydrogen provided from SiH and NH into a-igzo film [10]. This result indicates that the main cause of high conductivity of a-igzo during SiN passivation is the oxygen reduction by hydrogen. SAM cannot effectively block the incorporation of hydrogen into a-igzo, in contrast to the suppression of plasma damage, such as ion bombardment.

4 38 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY 2012 Fig. 7. Relationship between CA and V PMMA deposition. variation of TFT before and after Fig. 8. Relationship between CA and V variation of TFT with negative bias stress (at V = 020 V, V =1Vfor 1 h). C. Transfer Characteristics of a-igzo After Solution-Based Passivation The back interface of an oxide semiconductor is easily exposed to various organic solvents, such as chlorobenzene, hexane, and acetonitrile during solution-based passivation. In this paper, we employed poly-methyl methacrylate (PMMA) that is widely used in the solution-based passivation process. PMMA was spin coated on TFTs and thermally annealed at 160 C for 20 min in air ambient. We measured the current voltage characteristics of the TFTs under dark and air. After PMMA passivation, negative shift was observed in all the TFTs and the magnitude of shift in SAM-treated TFT was much less than in virgin TFT. in CH -SAM treated TFT was shifted from 0.8 V to 6.6 V before and after passivation, while in virgin TFT was shifted from 2.0 V to 12.6 V before and after passivation. This experimental result indirectly indicates that the hydrophobic SAM on the surface of an oxide semiconductor suppresses chemically induced change by PMMA solution. The PMMA solvent is chlorobenzene. It has been reported that gaseous molecules, including chlorobenzene, are absorbed or desorbed on the oxide semiconductor and they change electric properties of the oxide semiconductor TFT [7], [11]. They can easily accumulate electrons near the back interface of the oxide semiconductor. Especially, in the case of solvent molecules, there is a close relationship between shift of TFT and dielectric constant of molecules [11]. When the adsorbed solvent molecules with higher dielectric constant have higher polarity and higher electronegativity, they induce carriers near the back interface of the oxide semiconductor compared to solvent molecules with lower dielectric constant (lower polarity). It was suggested in the paper that the adsorption of high-polar solvent molecules caused more band bending near the back channel surface. Therefore, it was considered that Chlorobenzene with high polarity, the solvent of PMMA solution, is the main cause for the shift in our experiments. Chlorobenzene in the PMMA passivation layer can remain after hardbake (160 C, 20 min). We measured the contact angle (CA) of each TFT, since CA represents the area density of deposited SAM on the surface, as a criterion of hydrophobicity or hydrophilicity to confirm the relationship between shift and SAM. If CA is larger, more of the surface is hydrophobic. The surface of SAM-treated TFT with a large CA is more hydrophobic than is virgin TFT. We believe that SAM on TFT with higher CA is denser and more solid than in the virgin TFT and blocks the adsorption of organic solvent, Chlorobenzene, considerably. Fig. 7 demonstrates the relationship between the CA of each TFT with various SAMs and the corresponding variations. TFT with higher CA caused less negative shift. In addition, we investigated the stability of oxide semiconductor TFT under gate bias stress after PMMA formation, because the remaining solvent in PMMA is adsorbed due to the electric field. It can affect the behavior of. Fig. 8 shows shifts for various TFTs with negative bias stress. Under negative bias stress (at V, V for 1 h), shift in SAM-treated TFT was less than in virgin TFT and there was a variation of shift for each SAM-treated TFTs with different contact angle. This is quite similar to the shift mechanism of the adsorption of chlorobenzene molecule discussed above. We observed that is shifted in a negative direction due to PMMA solvent and the remaining solvent in PMMA can affect characteristics of TFT, even though TFT was hardbaked (160 C, 20 min) after PMMA formation. The chemically induced change can be suppressed by employing SAM on the back surface of an oxide semiconductor. IV. CONCLUSION We investigated the effects of self-assembled monolayer (SAM), as a protection layer of an oxide semiconductor against plasma and chemically induced damages during the deposition of the passivation layer. When TFT is passivated with PECVD SiO and solution-based materials, plasma and chemically induced damages on the back interface of the oxide semiconductor cannot be avoided. However, the hydrophobic Cl-SAM (3-chloropropyltriethoxysilane) suppressed the degradation of TFT characteristics, such as mobility and SS, due to damaged bonds and defect creation by ion bombardment during plasma treatment. The hydrophobic CH -SAM (octyltriethoxysilane) blocked the adsorption of PMMA solvent and thus suppressed chemically induced damage caused by solution-based passivation. In addition, there is no additional photolithographic process for SAM deposition and patterning. Therefore, close-packed hydrophobic SAM can be a promising buffer layer prior to passivation to achieve greater stability.

5 CHO et al.: EFFECT OF SAM ON OXIDE SEMICONDUCTOR TFT 39 REFERENCES [1] K. Nomura, H. Ohta, A. Takaki, T. Kamiya, M. Hirano, and H. Hosono, Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors, Nature, vol. 432, p. 488, [2] J. Park, I. Song, S. Kim, S. Kim, C. Kim, J. Lee, H. Lee, E. Lee, H. Yin, K. K. Kim, K. W. Kwon, and Y. Park, Self-aligned top-gate amorphous gallium indium zinc oxide thin film transistors, Appl. Phys. Lett., vol. 93, p , [3] M. Kim, J. H. Jeong, H. J. Lee, T. K. Ahn, H. S. Shin, J. S. Park, J. K. Jeong, Y. G. Mo, and H. D. Kim, High mobility bottom gate InGaZnO thin film transistors with SiO etch stopper, Appl. Phys. Lett., vol. 90, p , [4] S. J. Seo, C. G. Choi, Y. H. Hwang, and B. S. Bae, High performance solution-processed amorphous zinc tin oxide thin film transistor, J. Phys. D: Appl. Phys., vol. 42, p , [5] Y. J. Chang, D. H. Lee, G. S. Herman, and C. H. Chang, Performance, spin-coated zinc tin oxide thin-film transistors, Electrochem. Solid- State Lett., vol. 10, no. 5, pp. H135 H138, [6] Y. H. Kim, K. H. Kim, M. S. Oh, H. J. Kim, J. I. Han, and S. K. Park, Ink-jet-printed zinc tin oxide thin-film transistors and circuits with rapid thermal annealing process, IEEE Electron Device Lett., vol. 31, no., pp. 836, [7] J. S. Park, J. K. Jeong, H. J. Chung, Y. G. Mo, and H. D. Kim, Electronic transport properties of amorphous indium-gallium-zinc oxide semiconductor upon exposure to water, Appl. Phys. Lett., vol. 92, p , [8] J. K. Jeong, H. W. Yang, J. H. Jeong, Y. G. Mo, and H. D. Kim, Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors, Appl. Phys. Lett., vol. 93, p , [9] P. T. Liu, Y. T. Chou, and L. F. Teng, Environment-dependent metastability of passivation-free indium zinc oxide thin film transistor after gate bias stress, Appl. Phys. Lett., vol. 95, p , [10] K. S. Son, T. S. Kim, J. S. Jung, M. K. Ryu, K. B. Park, B. W. Yoo, K. C. Park, J. Y. Kwon, S. Y. Lee, and J. M. Kim, Threshold voltage control of amorphous gallium indium zinc oxide TFTs by suppressing back-channel current, Electrochem. Solid-State Lett., vol. 12, no. 1, pp. H26 H28, [11] Y. H. Kim, H. S. Kim, J. I. Han, and S. K. Park, Solvent-mediated threshold voltage shift in solution-processed transparent oxide thin-film transistors, Appl. Phys. Lett., vol. 97, p , [12] A. Ulman, Formation and structure of self-assembled monolayers, Chem. Rev., vol. 96, p. 1533, [13] J. H. Cho, Y. D. Park, D. H. Kim, W. K. Kim, H. W. Jang, J. L. Lee, and K. W. Cho, Reactive metal contact at indium tin oxide/self-assembled monolayer interfaces, Appl. Phys. Lett., vol. 88, p , [14] I. H. Campbell, S. Rubin, T. A. Zawodzinski, J. D. Kress, R. L. Martin, and D. L. Smith, Controlling Schottky energy barriers in organic electronic devices using self-assembled monolayers, Phys. Rev. B, vol. 54, p , [15] B. de Boer, A. Hadipour, M. M. Mandoc, T. Van Woudenbergh, and P. W. M. Blom, Tuning of metal work functions with self-assembled monolayers, Adv. Mater., vol. 17, no. 5, p. 621, [16] Y. Jang, J. H. Cho, D. H. Kim, Y. D. Park, M. Hwang, and K. W. Cho, Effects of the permanent dipoles of self-assembled monolayer-treated insulator surfaces on the field-effect mobility of a pentacene thin-film transistor, Appl. Phys. Lett., vol. 90, p , [17] S. Kobayashi, T. Nishikawa, T. Takenobu, S. Mori, T. Shimoda, and T. Mitani, Control of carrier density by self-assembled monolayers in organic field-effect transistors, Nature Mater., vol. 3, p. 317, Yong-Uk Lee received the B.S. and M.S. degrees in electrical engineering and computer science from Seoul National University, Seoul, Korea, in 2009 and 2011, respectively. His current research interests are solution processed oxide thin-film transistors and driving circuits for active matrix liquid crystal display (AMLCD) and active matrix organic light-emitting diode (AMOLED) Jeong-Soo Lee received the B.S. degree in electrical engineering from Yonsei University, Seoul, Korea, in 2008, and is currently working toward the Ph.D. degree with unified M.S. and Ph.D. degrees in electrical engineering and computer science from Seoul National University, Seoul, Korea. His current research interests are solution processed oxide thin-film transistors and driving circuits for active matrix liquid crystal display (AMLCD) and active matrix organic light-emitting diode (AMOLED) Kang-Moon Jo received the B.S. degrees in physics from the Department of Physics, Konkuk University, Seoul, Korea, in He joined Samsung LCD R&D center in His current research interests are physics of oxide semiconductor TFT and new display technology. Bo Sung Kim received B.S. from Pusan National University, M.S. from KAIST, and Ph.D. in chemistry from Seoul National University, in 1990, 1992, and 2000, respectively. He joined Samsung Electronics Co, Ltd. (SEC) in He has worked the advanced TFT process developments for high-end LCD applications with large size, high resolution, and high aperture. Since 2006, he is a principal engineer at LCD R&D center, SEC, being in charge of the project of solution-processed TFT with oxide semiconductors. His current research interests are organic TFTs, printed electronics, and flexible electronics in display applications. Seung-Hwan Cho received the B.S. degree in material science and engineering from Korea University, Seoul, Korea, in 200, and is currently working toward the M.S. degree in electrical engineering and computer science from Seoul National University, Seoul, Korea. He joined LCD department, Samsung Electronics, Kyunggi-do, Korea, as an engineer in From 2005 to 2009, he had performed the researches regarding the design and characterization of organic TFTs and solution-based inorganic TFTs for LCD display. His research interests are solution-based semiconductor and solution-based passivation. Hyang-Shik Kong received the B.S. degree in physics from Seoul National University, Seoul, Korea, in 1985 and the M.S. and Ph.D. degrees in physics from Korea Advanced Institute Science and Technology, Daejeon, Korea, in 1988 and 1996, respectively. He is a Vice President and a Leader of process development Group with the LCD Research and Development Center, SAMSUNG Electronics, Gyeonggi-do, Korea, where he has been working since His current research interests are advanced TFT process developments, printed electronics, and printing technologies for active matrix liquid crystal display (AMLCD).

6 40 JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY 2012 Jang-Yeon Kwon received the B.S. and M.S. degrees in Metallugical Engineering from Seoul National University, Seoul, Korea, in 1997 and 1999, respectively. He received Ph.D. degree in material science and engineering from Seoul National University in He joined Samsung Advanced Institute of Technology (SAIT), Gyunggi-do, Korea, as a principal researcher, where he had performed the research regarding characteristics of Si and oxide semiconductor thin film transistor. He is currently a professor with the School of Integrated Technology, Yonsei University, Incheon, Korea, from His current interests include the novel oxide semiconductor materials and devices for next generation active matrix display applications. Min-Koo Han received the B.S. degree in electrical engineering from Seoul National University, Seoul, Korea, in 1971 and the Ph.D. degree in electrical engineering from The Johns Hopkins University, Baltimore, MD, in From 1979 to 1984, he was an Assistant Professor with the Department of Electrical and Computer Engineering, State University of New York, Buffalo. Since 1984, he has been with Seoul National University, Seoul, where he is currently a Professor with the Department of Electrical Engineering. His current research interests are amorphous and polycrystalline silicon, oxide semiconductors, and power semiconductor devices.

Microelectronics Reliability

Microelectronics Reliability Microelectronics Reliability 52 (2012) 2215 2219 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Threshold voltage shift

More information

Low contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode

Low contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode Low contact resistance a-igzo TFT based on Copper-Molybdenum Source/Drain electrode Shi-Ben Hu 1,Hong-Long Ning 1,2, Feng Zhu 1,Rui-QiangTao 1,Xian-Zhe Liu 1, Yong Zeng 1, Ri-Hui Yao 1, Lei Wang 1, Lin-Feng

More information

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,

More information

Channel Protection Layer Effect on the Performance of Oxide TFTs

Channel Protection Layer Effect on the Performance of Oxide TFTs Channel Protection Layer Effect on the Performance of Oxide TFTs Sang-Hee Ko Park, Doo-Hee Cho, Chi-Sun Hwang, Shinhyuk Yang, Min Ki Ryu, Chun-Won Byun, Sung Min Yoon, Woo-Seok Cheong, Kyoung Ik Cho, and

More information

THERE is considerable interest in adapting amorphous

THERE is considerable interest in adapting amorphous IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 4, APRIL 2014 1109 Electrical Instability of Double-Gate a-igzo TFTs With Metal Source/Drain Recessed Electrodes Gwanghyeon Baek, Linsen Bie, Katsumi

More information

Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers

Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Front. Optoelectron. 2015, 8(4): 445 450 DOI 10.1007/s12200-014-0451-1 RESEARCH ARTICLE Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Xiaoyue

More information

The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer

The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer www.nature.com/scientificreports Received: 27 February 2017 Accepted: 24 August 2017 Published: xx xx xxxx OPEN The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization

More information

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances

High-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 ` Electronic Supplementary Information High-Resolution, Electrohydrodynamic Inkjet Printing of

More information

Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays

Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays ELECTRONICS Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays Miki MIYANAGA*, Kenichi WATATANI, and Hideaki AWATA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Materials Characterization

Materials Characterization Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived

More information

2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization

2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization 2-inch polycrystalline silicon thin film transistor array using field aided lateral crystallization JAE HOON JUNG, MYEONG HO KIM, YOUNG BAE KIM a, DUCK-KYUN CHOI, Division of Materials Science and Engineering,

More information

Teflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability of Oxide TFTs Fabricated Using a New Two-Photomask Self-Alignment Process

Teflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability of Oxide TFTs Fabricated Using a New Two-Photomask Self-Alignment Process Materials 2015, 8, 1704-1713; doi:10.3390/ma8041704 Article OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials Teflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability

More information

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS

Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

CURRICULUM VITAE. Moon Hyung Jang

CURRICULUM VITAE. Moon Hyung Jang CURRICULUM VITAE Moon Hyung Jang Institute of Physics and Applied Physics, Yonsei University 134 Sinchon-dong, Seodaemoon-Gu, Seoul 120-749, KOREA Tel : 82-10-9822-7246, Fax : 82-2-392-1592 E-mail : ppicsari@yonsei.ac.kr

More information

Thin AC-PDP Vacuum In-line Sealing Using Direct-Joint Packaging Method

Thin AC-PDP Vacuum In-line Sealing Using Direct-Joint Packaging Method H128 0013-4651/2004/151 5 /H128/5/$7.00 The Electrochemical Society, Inc. Thin AC-PDP Vacuum In-line Sealing Using Direct-Joint Packaging Method Duck-Jung Lee, a,b,z Seung-IL Moon, a Yun-Hi Lee, c and

More information

Oxide Growth. 1. Introduction

Oxide Growth. 1. Introduction Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various

More information

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers Munsik Oh and Hyunsoo Kim * School of Semiconductor and Chemical Engineering and Semiconductor

More information

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film

Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film Materials Transactions, Vol. 48, No. 5 (27) pp. 975 to 979 #27 The Japan Institute of Metals Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film Akira Heya 1, Naoto Matsuo 1, Tadashi Serikawa

More information

ZnO-based Transparent Conductive Oxide Thin Films

ZnO-based Transparent Conductive Oxide Thin Films IEEE EDS Mini-colloquium WIMNACT 32 ZnO-based Transparent Conductive Oxide Thin Films Weijie SONG Ningbo Institute of Material Technology and Engineering, Chinese Academy of Sciences, Ningbo, P. R. China

More information

TFT Backplane Technologies for AMLCD and AMOLED Applications

TFT Backplane Technologies for AMLCD and AMOLED Applications Journal of the Korean Physical Society, Vol. 54, No. 1, January 2009, pp. 549553 TFT Backplane Technologies for AMLCD and AMOLED Applications Jae Beom Choi, Young Jin Chang, Cheol Ho Park, Beom Rak Choi

More information

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab. Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA Issues on contaminants on EUV mask Particle removal on EUV mask surface Carbon contamination removal on EUV mask surface

More information

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization Researcher: Kunbae (Kevin) Noh, Graduate Student, MAE Dept. and CMRR Collaborators: Leon Chen,

More information

Ultra High Barrier Coatings by PECVD

Ultra High Barrier Coatings by PECVD Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon

More information

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES

EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,

More information

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates Jim Sullivan, Harry R. Kirk, Sien Kang, Philip J. Ong, and Francois J. Henley Silicon

More information

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon

More information

Post-CMP Cleaning: Interaction between Particles and Surfaces

Post-CMP Cleaning: Interaction between Particles and Surfaces Post-CMP Cleaning: Interaction between Particles and Surfaces J.-G. Park and T.-G. Kim Department of Materials Engineering, Hanyang University, Ansan, 426-791, South Korea E-mail: jgpark@hanyang.ac.kr

More information

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy - Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy - Masanori Shirai*, Satoru Takazawa*, Satoru Ishibashi*, Tadashi Masuda* As flat-screen TVs become larger and their

More information

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography

More information

Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer

Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001 707 Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer Kiran Pangal, Member, IEEE, James

More information

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts

Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Christopher E. D. Chidsey Department of Chemistry Stanford University Collaborators: Paul C. McIntyre, Y.W. Chen, J.D. Prange,

More information

High Performance p-type Black Phosphorus. Transistor with Scandium Contact

High Performance p-type Black Phosphorus. Transistor with Scandium Contact Supplementary information: High Performance p-type Black Phosphorus Transistor with Scandium Contact Ling Li,* Michael Engel, + Damon B. Farmer, + Shu-jen Han, + H.-S. Philip Wong* *Department of Electrical

More information

Numerical Modeling of Flexible ZnO Thin-Film Transistors Using COMSOL Multiphysics

Numerical Modeling of Flexible ZnO Thin-Film Transistors Using COMSOL Multiphysics Numerical Modeling of Flexible ZnO Thin-Film Transistors Using COMSOL Multiphysics by Chunyan Nan A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree

More information

Kochi University of Technology Aca Study on density of states in In- Title a) semiconductors and defect pass s for highly reliable thin-film t Author(s) JIANG, Jingxin Citation 高知工科大学, 博士論文. Date of 2015-03

More information

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology von A bis Z Metallization www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Metallization 1 1.1 Requirements on metallization........................

More information

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook: HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,

More information

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers

Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Yoshihisa Ohishi 1, Kohei Noguchi 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kazuo Tsutsui 2, Nobuyuki Sugii

More information

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD.

FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT C-V METHOD. Journal of Electron Devices, Vol. 1, 2003, pp. 1-6 JED [ISSN: 1682-3427] Journal of Electron Devices www.j-elec-dev.org FAST AND SLOW-STATE TRAPS AT THE MOSFET OXIDE INTERFACE WITH A TEMPERATURE DEPENDENT

More information

Lecture Day 2 Deposition

Lecture Day 2 Deposition Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating

More information

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment

Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Editors: E. P. Gusev Qualcomm MEMS Technologies San Jose, California, USA D-L. Kwong

More information

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric

Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric K. Matano 1, K. Funamizu 1, M. Kouda 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, A. Nishiyama 2, N. Sugii

More information

Towards scalable fabrication of high efficiency polymer solar cells

Towards scalable fabrication of high efficiency polymer solar cells Towards scalable fabrication of high efficiency polymer solar cells Hui Joon Park 2*, Myung-Gyu Kang 1**, Se Hyun Ahn 3, Moon Kyu Kang 1, and L. Jay Guo 1,2,3 1 Department of Electrical Engineering and

More information

ENS 06 Paris, France, December 2006

ENS 06 Paris, France, December 2006 CARBON NANOTUBE ARRAY VIAS FOR INTERCONNECT APPLICATIONS Jyh-Hua ng 1, Ching-Chieh Chiu 2, Fuang-Yuan Huang 2 1 National Nano Device Laboratories, No.26, Prosperity Road I, Science-Based Industrial Park,

More information

Impurity free vacancy disordering of InGaAs quantum dots

Impurity free vacancy disordering of InGaAs quantum dots JOURNAL OF APPLIED PHYSICS VOLUME 96, NUMBER 12 15 DECEMBER 2004 Impurity free vacancy disordering of InGaAs quantum dots P. Lever, H. H. Tan, and C. Jagadish Department of Electronic Materials Engineering,

More information

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS

Interface Structure and Charge Trapping in HfO 2 -based MOSFETS Interface Structure and Charge Trapping in HfO 2 -based MOSFETS MURI - ANNUAL REVIEW, 13 and 14 th May 2008 S.K. Dixit 1, 2, T. Feng 6 X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides

More information

Behavior of the parameters of microcrystalline silicon TFTs under mechanical strain. S. Janfaoui*, C. Simon, N. Coulon, T.

Behavior of the parameters of microcrystalline silicon TFTs under mechanical strain. S. Janfaoui*, C. Simon, N. Coulon, T. Author manuscript, published in "Solid-State Electronics 93 (2014) 1-7" DOI : 10.1016/j.sse.2013.12.001 Behavior of the parameters of microcrystalline silicon TFTs under mechanical strain S. Janfaoui*,

More information

CURRENTLY, new types of functional transition metal

CURRENTLY, new types of functional transition metal IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 8, AUGUST 2008 2071 Program/Erase Characteristics of Amorphous Gallium Indium Zinc Oxide Nonvolatile Memory Huaxiang Yin, Member, IEEE, Sunil Kim, Hyuck

More information

Amorphous Transition-Metal-Oxides for Transparent Flexible Displays: Device Fabrication and Characterization

Amorphous Transition-Metal-Oxides for Transparent Flexible Displays: Device Fabrication and Characterization Amorphous Transition-Metal-Oxides for Transparent Flexible Displays: Device Fabrication and Characterization by Alireza Tari A thesis presented to the University of Waterloo in fulfillment of the thesis

More information

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA

Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA Materials Transactions, Vol. 49, No. 9 (2008) pp. 2100 to 2106 #2008 The Japan Institute of Metals Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA

More information

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4 Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront

More information

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013 ISSN: 2277-3754 Fabrication and Characterization of Flip-Chip Power Light Emitting Diode with Backside Reflector Ping-Yu Kuei, Wen-Yu Kuo, Liann-Be Chang, Tung-Wuu Huang, Ming-Jer Jeng, Chun-Te Wu, Sung-Cheng

More information

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009 Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

More information

Low temperature deposition of thin passivation layers by plasma ALD

Low temperature deposition of thin passivation layers by plasma ALD 1 Low temperature deposition of thin passivation layers by plasma ALD Bernd Gruska, SENTECH Instruments GmbH, Germany 1. SENTECH in brief 2. Low temperature deposition processes 3. SENTECH SI ALD LL System

More information

Surface Micromachining

Surface Micromachining Surface Micromachining Outline Introduction Material often used in surface micromachining Material selection criteria in surface micromachining Case study: Fabrication of electrostatic motor Major issues

More information

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Fabrication Techniques for Thin-Film Silicon Layer Transfer Fabrication Techniques for Thin-Film Silicon Layer Transfer S. L. Holl a, C. A. Colinge b, S. Song b, R. Varasala b, K. Hobart c, F. Kub c a Department of Mechanical Engineering, b Department of Electrical

More information

ALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology

ALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology ALD and CVD of Copper-Based Metallization for Microelectronic Fabrication Yeung Au, Youbo Lin, Hoon Kim, Zhengwen Li, and Roy G. Gordon Department of Chemistry and Chemical Biology Harvard University Introduction

More information

Amorphous Silicon Solar Cells

Amorphous Silicon Solar Cells The Birnie Group solar class and website were created with much-appreciated support from the NSF CRCD Program under grants 0203504 and 0509886. Continuing Support from the McLaren Endowment is also greatly

More information

Fabrication Technology

Fabrication Technology Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski

More information

Thermal Evaporation. Theory

Thermal Evaporation. Theory Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

White Paper: Pixelligent Internal Light Extraction Layer for OLED Lighting

White Paper: Pixelligent Internal Light Extraction Layer for OLED Lighting White Paper: Pixelligent Internal Light Zhiyun (Gene) Chen, Ph.D., Vice President of Engineering Jian Wang, Ph.D., Manager, Application Engineering Pixelligent Technologies LLC, 6411 Beckley Street, Baltimore,

More information

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.

More information

Transparent thin-film transistors with zinc indium oxide channel layer

Transparent thin-film transistors with zinc indium oxide channel layer JOURNAL OF APPLIED PHYSICS 97, 064505 2005 Transparent thin-film transistors with zinc indium oxide channel layer N. L. Dehuff, E. S. Kettenring, D. Hong, H. Q. Chiang, a and J. F. Wager School of Electrical

More information

Lecture #9: Active-Matrix LCDs

Lecture #9: Active-Matrix LCDs Lecture #9: Active-Matrix LCDs Introduction OUTLINE Active-matrix switching elements TFT performance requirements Active matrix processing constraints Amorphous silicon (a-si) TFT technology TFT fabrication

More information

SIMULATION BASED PLANNING AND SCHEDULING SYSTEM FOR TFT-LCD FAB

SIMULATION BASED PLANNING AND SCHEDULING SYSTEM FOR TFT-LCD FAB Proceedings of the 2008 Winter Simulation Conference S. J. Mason, R. R. Hill, L. Mönch, O. Rose, T. Jefferson, J. W. Fowler eds. SIMULATION BASED PLANNING AND SCHEDULING SYSTEM FOR TFT-LCD FAB Bum C. Park

More information

Soft-lithography for Preparing Patterned Liquid Crystal Orientations

Soft-lithography for Preparing Patterned Liquid Crystal Orientations 2007 KIDS Soft-lithography for Preparing Patterned Liquid Crystal Orientations Hak-Rin Kim **a, Jong-Wook Jung **a, Min-Soo Shin **a, Myung-Eun Kim a, You-Jin Lee **a, and Jae-Hoon Kim *b Abstract We demonstrate

More information

Sequential Plasma Activated Process for Silicon Direct Bonding. McMaster University, Hamilton, Ontario L8S 4L7, Canada

Sequential Plasma Activated Process for Silicon Direct Bonding. McMaster University, Hamilton, Ontario L8S 4L7, Canada 1.1149/1.23577, copyright The Electrochemical Society Sequential Plasma Activated Process for Silicon Direct Bonding M. M. R. Howlader a, T. Suga b, H. Itoh b, M. J. Kim c a Engineering Physics Department,

More information

Electronic structure and x-ray-absorption near-edge structure of amorphous Zr-oxide and Hf-oxide thin films: A first-principles study

Electronic structure and x-ray-absorption near-edge structure of amorphous Zr-oxide and Hf-oxide thin films: A first-principles study JOURNAL OF APPLIED PHYSICS 97, 073519 2005 Electronic structure and x-ray-absorption near-edge structure of amorphous Zr-oxide and Hf-oxide thin films: A first-principles study SungKwan Kim, a Yangsoo

More information

CMOS FABRICATION. n WELL PROCESS

CMOS FABRICATION. n WELL PROCESS CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO

More information

Isolation Technology. Dr. Lynn Fuller

Isolation Technology. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

More information

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,

St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY, PRESENTED BY S.SRIKANTH REDDY Y.MARUTHI III B.tech III.B.tech Sri.prince087@gmail.com St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY, YERRAKOTA, YEMIGANUR, KURNOOL (Dist), ANDHRA PRADESH. ABSTRACT VLSI

More information

Annealing Behavior of Bi 2 Te 3 Thermoelectric Semiconductor Electrodeposited for Nanowire Applications

Annealing Behavior of Bi 2 Te 3 Thermoelectric Semiconductor Electrodeposited for Nanowire Applications Journal of the Korean Physical Society, Vol. 50, No. 3, March 2007, pp. 670 676 Annealing Behavior of Bi 2 Te 3 Thermoelectric Semiconductor Electrodeposited for Nanowire Applications Min-Young Kim and

More information

Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces

Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces A. P. Young a) Department of Electrical Engineering, The Ohio State University, Columbus,

More information

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Semiconductor Manufacturing Technology. IC Fabrication Process Overview Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you

More information

UCLA UCLA Electronic Theses and Dissertations

UCLA UCLA Electronic Theses and Dissertations UCLA UCLA Electronic Theses and Dissertations Title Low-Temperature UV-Assisted Fabrication of Metal Oxide Thin Film Transistor Permalink https://escholarship.org/uc/item/0hg898rb Author Zhu, Shuanglin

More information

Nanosilicon single-electron transistors and memory

Nanosilicon single-electron transistors and memory Nanosilicon single-electron transistors and memory Z. A. K. Durrani (1, 2) and H. Ahmed (3) (1) Electronic Devices and Materials Group, Engineering Department, University of Cambridge, Trumpington Street,

More information

A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat

A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat 1.1149/1.2727414, The Electrochemical Society A New Liquid Precursor for Pure Ruthenium Depositions J. Gatineau, C. Dussarrat Air Liquide Laboratories, Wadai 28, Tsukuba city, Ibaraki Prefecture, 3-4247,

More information

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming

More information

Simulation-based Smart Operation Management System for Semiconductor Manufacturing

Simulation-based Smart Operation Management System for Semiconductor Manufacturing Simulation-based Smart Operation Management System for Semiconductor Manufacturing Byoung K. Choi 1*, and Byung H. Kim 2 1 Dept of Industrial & Systems Engineering, KAIST, Yuseong-gu, Daejeon, Republic

More information

Process Flow in Cross Sections

Process Flow in Cross Sections Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat

More information

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD) Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD) Ciprian Iliescu Conţinutul acestui material nu reprezintă in mod obligatoriu poziţia oficială a Uniunii Europene sau a

More information

A statistical parameter study of indium tin oxide thin films deposited by radio-frequency sputtering

A statistical parameter study of indium tin oxide thin films deposited by radio-frequency sputtering Thin Solid Films 476 (2005) 59 64 www.elsevier.com/locate/tsf A statistical parameter study of indium tin oxide thin films deposited by radio-frequency sputtering Seung-Ik Jun a, *, Timothy E. McKnight

More information

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical

More information

EFFECT OF HYDROGEN, CERIUM AND TUNGSTEN DOPING ON INDIUM OXIDE THIN FILMS FOR HETEROJUNCTION SOLAR CELLS

EFFECT OF HYDROGEN, CERIUM AND TUNGSTEN DOPING ON INDIUM OXIDE THIN FILMS FOR HETEROJUNCTION SOLAR CELLS EFFECT OF HYDROGEN, CERIUM AND TUNGSTEN DOPING ON INDIUM OXIDE THIN FILMS FOR HETEROJUNCTION SOLAR CELLS A. Valla, P. Carroy, F. Ozanne, G. Rodriguez & D. Muñoz 1 OVERVIEW Description of amorphous / crystalline

More information

Surface Analysis of Electrochromic Switchable Mirror Glass Based on Magnesium-Nickel Thin Film in Accelerated Degradation Test

Surface Analysis of Electrochromic Switchable Mirror Glass Based on Magnesium-Nickel Thin Film in Accelerated Degradation Test Materials Transactions, Vol. 52, No. 3 (2011) pp. 464 to 468 #2011 The Japan Institute of Metals Surface Analysis of Electrochromic Switchable Mirror Glass Based on Magnesium-Nickel Thin Film in Accelerated

More information

AN ABSTRACT OF THE THESIS OF

AN ABSTRACT OF THE THESIS OF AN ABSTRACT OF THE THESIS OF Kevin A. Stewart for the degree of Master of Science in Electrical and Computer Engineering presented on February 13, 2015. Title: Al-In-Sn-O Thin-Film Transistors Abstract

More information

Performance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques

Performance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques Microelectronics Reliability 47 (2007) 1378 1383 www.elsevier.com/locate/microrel Performance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques D.C. Moschou a,

More information

Applied Research for Vacuum Web Coating: What is Coming Next?

Applied Research for Vacuum Web Coating: What is Coming Next? Applied Research for Vacuum Web Coating: What is Coming Next? Matthias Fahland, John Fahlteich, Steffen Günther, Manuela Junghähnel, Claus Luber, Nicolas Schiller, Cindy Steiner, Steffen Straach, Michiel

More information

X-ray Photoelectron Spectroscopy

X-ray Photoelectron Spectroscopy X-ray Photoelectron Spectroscopy X-ray photoelectron spectroscopy (XPS) is a non-destructive technique used to analyze the elemental compositions, chemical and electronic states of materials. XPS has a

More information

Chang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:

Chang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax: 10.1149/1.3700903 The Electrochemical Society Impact of High-κ TaO x Thickness on the Switching Mechanism of Resistive Memory Device Using IrO x /TaO x /WO x /W Structure A. Prakash a, S. Maikap a,*, W.

More information

Roll-to-roll Technology for Transparent High Barrier Films

Roll-to-roll Technology for Transparent High Barrier Films Roll-to-roll Technology for Transparent High Barrier Films Presented at the AIMCAL Fall Technical Conference, October 19-22, 2008, Myrtle Beach, SC, USA Nicolas Schiller, John Fahlteich, Matthias Fahland,

More information

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University 2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,

More information

Fabrication of the Crystalline ITO Pattern by Picosecond Laser with a Diffractive Optical Element

Fabrication of the Crystalline ITO Pattern by Picosecond Laser with a Diffractive Optical Element Fabrication of the Crystalline ITO Pattern by Picosecond Laser with a Diffractive Optical Element C.W. Chien and C.W. Cheng* ITRI South Campus, Industrial Technology Research Institute, No. 8, Gongyan

More information

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers

Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers David W. Stollberg, Ph.D., P.E. Research Engineer and Adjunct Faculty GTRI_B-1 Field Emitters GTRI_B-2

More information

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Manabu Shimada, 1 Kikuo Okuyama, 1 Yutaka Hayashi, 1 Heru Setyawan, 2 and Nobuki Kashihara 2 1 Department

More information

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)

More information

Microstructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods

Microstructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods Microstructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods Y. Kim Professor, Department of Materials Science and Engineering, College of Engineering, Kyonggi

More information

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique Adam Bertuch a, Wesley Smith a, Ken Steeples a, Robert Standley b, Anca Stefanescu b, and Ron Johnson c a QC Solutions Inc.,

More information