Using a Hybrid Approach to Evaluate Semiconductor Life Cycle Environmental Issues
|
|
- Deirdre Rich
- 6 years ago
- Views:
Transcription
1 Using a Hybrid Approach to Evaluate Semiconductor Life Cycle Environmental Issues A Case Study in Interconnect Module Impacts Krishnan, N., Boyd S., Rosales J., Dornfeld D. Mechanical Engineering University of California, Berkeley Berkeley, CA, USA nkrishna@newton.berkeley.edu Raoux S., Smati, R. Environmental Solutions Products Division Applied Materials Santa Clara, CA, USA Abstract A methodology to perform a hybrid approach to evaluate semiconductor life cycle impacts is developed. This methodology uses (i) bottom-up process models and data to develop inventories for semiconductor manufacturing, and for specialty semiconductor chemicals items and (ii) an economic input-output method for generic inventory items. The approach attempts to overcome several semiconductor LCA challenges and is illustrated through a case study in life cycle environmental impacts of an interconnect module in a logic device. Keywords-Hybrid Life Cycle Assessment; Design for Environment, Semiconductor Manufacturing I. INTRODUCTION (HEADING 1) With rapid growth in the electronics and computer sectors, environmental and health issues associated with semiconductor manufacturing are growing in importance. In addition to environmental impacts during the actual manufacturing process itself, semiconductor manufacturing also mobilizes materials and energy in other industries throughout the economy, potentially leading to a wide range of upstream environmental impacts. To evaluate total environmental impacts associated with semiconductor manufacturing, it is therefore necessary to evaluate impacts associated with the entire supply chain. Environmental analysis in semiconductors has therefore been progressing towards Life Cycle Assessment (LCA). Given the complexity of semiconductor processes and the rapid rate of change, it is essential to develop LCA tools and studies that can be adapted rapidly with changes in technology, and that can account for absent or inconsistent data. Currently, a generic LCA tool to support semiconductor manufacturing does not exist. However, a few LCA and inventory studies have been conducted that demonstrate the importance of considering upstream life cycle impacts [1,2]. However, detailed life cycle studies may also require significant time to complete. And it is challenging to ensure that the boundary of the assessment is comprehensive, and that most significant contributions to the life cycle inventory have been accounted for. Other studies have also developed manufacturing inventory data for typical wafer fabrication operations [3] and for an EPROM device [4]. For all these studies, it is difficult to apply the results to understand the impacts of newer technologies or different families of devices. Smati et. al. have developed studies that are parameterized, and can be altered based on certain technology parameters but that specifically focus on gaseous emissions from semiconductor manufacturing. [5]. Murphy [6, 7] has also developed a module-based parametric analysis of semiconductor environmental impacts to provide the flexibility needed to develop predictive life cycle inventories within fabs. We adopt a similar approach in this work, but we base the analysis directly on individual equipment sets [8]. We also seek to develop methodologies for the collection of life cycle data throughout the semiconductor supply chain. To summarize, several obstacles to effective semiconductor life cycle assessments (LCA) exist, including: (i) significant effort and time required to perform detailed life cycle inventory analyses; (ii) boundary problems related to inclusion of all pertinent industries and secondary flows; (iii) updating studies as equipment, processes and chemicals change; and (iv) tracking environmental impact data (resource and waste) throughout the supply chain and quantifying uncertainty in results. This paper outlines a framework to address some of these life cycle assessment challenges through the use of a hybrid approach, incorporating Society for Environmental Toxicology and Chemistry (SETAC) and economic input-output strategies. The hybrid LCA approach is illustrated through a case study that applied the methodology to assess the life cycle environmental impacts of an interconnect process module in a logic device. II. METHODOLOGY A. Within-Fab Inventory An equipment centric approach offers a convenient way to build bottom-up environmental analyses for the entire manufacturing facility. For the purposes of this work, four key modules are identified, each consisting of a string of process steps Shallow Trench Isolation (STI), gate stack, via and interconnect following a methodology developed by Smati [5]. To enable this analysis, a library of equipment centric /04/$ IEEE. 86
2 environmental process models must be constructed, with four components. These are (i) a library of recipes for individual process steps; (ii) a process tool library; (iii) a library of point of use infrastructure requirements in the subfab, such as pumps, abatement devices, monitoring equipment, gas panels, etc. and (iv) a library of facilities infrastructure. Each equipment-based model can be instanced using different recipe data, emissions data and facility infrastructure options (pumps, abatement devices, HVAC systems, etc.) allowing a mix and match approach to develop different bottom-up case studies, analysis for different manufacturing operations, product types, etc (Fig 1). For individual users of this tool, such an organization offers two advantages: (i) It allows a separation of proprietary information (from recipes, for instance) from non-proprietary, generic process tools (such as facilities infrastructure), or shared information among companies and (ii) It separates databases that change rapidly (such as recipe databases or platform models) from facility infrastructure data and models that may change less rapidly. In a hybrid approach, data collection efforts are streamlined because data are only collected to generate detailed life cycle inventory and impact assessments for specialty and high cost chemicals and materials used. The EIO-LCA approach is used for generic chemicals and sectors (especially generic sectors with slow process changes). Advantages of using an inputoutput approach are speed of analysis (and significantly reduced costs), circumvention of the boundary problem and availability of a wide range of environmental endpoints. Other currently available SETAC LCA databases may also be used for generic chemicals or for generic industries not adequately represented in the EIO-LCA sector divisions. Tier 1 suppliers Specialty gas supplier - collect inventory data Fab/process/module Generic material - use EIOLCA Electricity use - use specific database for region Within fabanalysis usin detailed model librari Upstream supply cha Recipe information PSG CVD Recipe Contact Etch Recipe Tier 2 suppliers Inventory flows SETAC 1 -type inventory Platform models (in main fab area) CVD Platform Etch Platform Tier 3 suppliers EIOLCA SETAC 1 -type LCA Database 1 Society of Environmental Toxicology and Chem POU Infrastructure Models (in Sub-Fab) Facility Infrastructure Models (Backpad) Pumps HAPS Abatement (Combustion and water scrub) Downstream HF Treatment House scrubber Figure 1. Hierarchy of equipment models PFC Abatement in Foreline (plasma) Pumps House scrubber Previous work in this area has involved the development of the Environmental Value Systems Analysis (EnV-S) methodology to simultaneously assess environmental cost of ownership (COO) and environmental impacts of semiconductor processing equipment [9]. The equipment and process libraries developed as a part of this work will build on the EnV-S and will be able to simultaneously assess COO and environmental inventory in semiconductor manufacturing. B. Upstream Life-Cycle Inventories A hybrid LCA approach is then used to evaluate upstream effects (Fig 1). Such an approach involves developing detailed inventories and process models for specific items, and using a input-output LCA method for other inventory items. In this work we use an economic input-output LCA (EIO-LCA) approach developed at Carnegie Mellon []. Figure 2. Hybrid LCA Approach for Semiconductor Manufacturing C. General Criteria For Applying EIO-LCA Assessment Determining the extent of detailed inventory assessment required before applying the generic EIO methodology is one of the key decisions in a hybrid LCA. Some general guidelines for performing a detailed inventory analysis, for a hybrid semiconductor LCA are below. A detailed inventory analysis could be performed for: i. Complex molecules ii. High purity materials (~>99.9%) iii. Materials that are not a part of the EIO-LCA mix iv. Materials with impacts per $ that are significantly different from the EIO-LCA sector aggregate. Item (v) would imply the collection of inventory data for the manufacturing of this material. If the manufacturing inventory data (normalized per $ of output) are similar to that from the EIO-LCA assessment, then the EIO methodology could be applicable to the manufacturing of this material and to its upstream inputs. III. CASE STUDY IN INTERCONNECT IMPACTS To illustrate the methodology and some of the challenges with this hybrid LCA approach for semiconductor manufacturing, we apply this to a case study in interconnect fabrication. Interconnect refers to the metal lines that connect the transistors on a semiconductor device. In this assessment, we base our assessment on a typical state of the art /04/$ IEEE. 87
3 microprocessor at the 130 nm node with 8 layers of copper wiring, manufactured on a 300 mm wafer. The interconnect module is chosen for this study because (i) Significant gaseous environmental impacts, stem from etch and CVD processes [5] which occur frequently in the interconnect module; (ii) Chemical Mechanical Planarization (CMP) processes, which account for significant facility water use and liquid waste are a part of the interconnect module [11] and (iii) Each additional layer of interconnect involves a repeating of the process sequence in the previous layer. Inventory assessment can therefore be performed for a single layer and extrapolated to describe the entire module. The interconnect module could represent a sizeable fraction of overall facility impacts with a reduced analytical burden. A bottom-up, process model approach is used to generate a life cycle inventory for the interconnect module, including the processes in Table 1. In this work, we develop inventory data for all processes except for lithography. Lithography is excluded from this assessment at this point because of scarcity of input data available to the authors. Step Process Considered in Analysis 1 Barrier Low k tm dep 2 Dielectric Deposition 3 Trench Lithography No 4 Trench Etch 5 Wet Clean 6 Via Lithography No 7 Via Etch 8 Wet Clean No 9 Deposit Titanium Liner Deposit Titanium Nitride Barrier 11 Copper Seed Layer Deposition 12 Copper Electro-Chemical Plating 13 Copper Chemical Mechanical Planarization (CMP) and Post-CMP cleaning TABLE I. PROCESS FLOW FOR COPPER INTERCONNECTS In this work, energy used is tracked through the life cycle and is employed as the metric for interconnect impacts. Energy is often chosen as a LCA metric, because several life cycle impacts are associated with energy generation. The purpose of this work is to illustrate a methodology to perform a hybrid LCA for semiconductor fabrication. Therefore including additional metrics is beyond the scope of the current work and will be a part of future study. A list of chemical and material inputs considered, appears in Table 2. GWG Hazardo -us Other C 2F 6 F 2 O 2 VOC Flamm -able TDM AT 1 SiH 4 Specialty CMP Slurry Generic Electric ity CH 4 HF Ar TMS 2 H 2 NF 3 SiF 4 N 2 TABLE II. C 4F 8 He NH 3 Al 2O 3 CMP Slurry SiO 2 Benzotri -azole Pad primer Ultra Pure City Cooling 1 tetrakis-(dimethylamido)titanium 2 Trimethylsilane KEY INTERCONNECT FABRICATION INVENTORY ITEMS Data for semiconductor inventory modules were gathered from three different sources - (i) estimates based on average or typical recipe parameters, (ii) estimates based on averages from equipment datasheets, and (iii) other published data. Data on chemical costs were primarily based on the price of chemicals sold to the microfabrication laboratory at the University of California at Berkeley. Utility costs were collated from data published by SEMATECH [13]. The upstream energy inventory is based on models derived from patents on record and industrial chemistry literature. Energy use is estimated from the power supplied in agitation as well as heat used in the activation of a given conversion. The best case yield is assumed, using the most preferable (efficient) method of preparation. IV. SUMMARY OF CURRENT FINDINGS We estimate the overall manufacturing-phase electricity use of the processes modeled to consume ~92 Kwhr/wafer, for a wafer with 8 interconnect layers. This figure is expected to be low since this work has currently not accounted for all interconnect processes (such as lithography) and associated facility infrastructure (such as HVAC systems). The overall energy consumption for semiconductor processing (excluding infrastructure) is estimated in other work to be 406 Kwhr/wafer for an 8 layer device [6]. The EIO-LCA is however, not directly applicable to all semiconductor inputs. According to the criteria described in Section II C, detailed life cycle inventories must be developed for several of the chemical and materials inputs to the interconnect module. The error associated with not developing detailed inventories for specialty chemicals is illustrated through an example with NF 3. NF 3 is used as a chamber cleaning gas during following the deposition of dielectric materials in interconnect. It is a specialty semiconductor chemical and is expensive, with a price range of $/lb based on the quantity purchased ( $/kg). In this work we use a high volume price of $132/kg NF 3. A simplified inventory assessment of the manufacturing of NF 3 indicates that the manufacturing of NF 3 uses 4.65 MJ/kg (36.6 kj/$) to manufacture, or kj/$ along with inputs of NH 3 and F 2. This is quite different from the EIO-LCA average number of 36.9 MJ/$ for the manufacturing of inorganic chemicals. If inventory results for the manufacturing of NH 3 and F 2 are examined, it can be seen that they use MJ/$ (28 MJ/kg) and 5.2 MJ/$ (8 MJ/kg) /04/$ IEEE. 88
4 respectively, which are closer to the EIO-LCA sector value of 26.2 MJ/$ (Fig 3). It therefore follows that it is necessary to use the data on the inventory for NF 3, since its energy intensity per dollar is very different from the EIO-LCA number. This is to be expected, since NF 3 is a high value semiconductor chemical and has a high cost. A direct EIO-LCA analysis considering NF 3 as a generic inorganic chemical would therefore be expected to overestimate energy. The variation in the overall life cycle energy impacts is considered for two cases - (i) NF3 is directly input into the EIO-LCA method and (ii) first-tier inventory data for NF 3 is collected, and F2 and NH3 are input into the EIO- LCA method. The use of the generic EIO-LCA method for F2 and NH3 is justified because they have closer manufacturing energy intensity per dollar to the EIO sector average (Figure 3). It can be seen that, in this case, increasing inventory detail to include the manufacturing of NF 3 has a considerable effect on overall environmental impacts, and that the direct application of the EIO method would result in an increased life cycle energy estimate of 11.9 MJ/$. MJ/$ NF3 NH3 F2 EIO inorganic Figure 3. Comparison of Manufacturing Energy per Dollar for NF 3, NH 3, F 2 and the EIO sector aggregate MJ/$ of NF Direct EIO-LCA NF3+EIO-LCA (NH3, F2) Direct EIO- LCA EIO-LCA NH3 EIO-LCA F2 NF3 Figure 4. Comparing Upstream Life Cycle Energy Consumption for NF 3 Using Direct EIO-LCA and a First-Tier Hybrid Approach V. SUMMARY A methodology to perform a hybrid LCA for semiconductor devices is presented. The approach involves developing detailed life cycle inventories for semiconductor processing steps, based on equipment centric models and data Life cycle inventories are also developed for specialty chemical and materials inputs to the industry. Detailed inventory results with generic chemical and material inputs are connected to an economic input-output LCA tool to evaluate overall life cycle impacts. This approach can be used to perform a quick LCA for semiconductor manufacturing that can keep pace with the rapid rate of technology change in the industry. The approach also allows the LCA to be as comprehensive as possible, and helps avoid boundary problems. The approach is highlighted with application in evaluating life cycle impacts of the interconnect module. Energy consumption is the metric used in this example. Results highlight the need to develop and adhere to guidelines that specify the stage at which it is acceptable to apply the EIO- LCA tool. REFERENCES [1] Williams E. D., Ayres R. U., Heller M., The 1.7 Kilogram Microchip: Energy and Material Use in the Production of Semiconductor Devices, Environmental Science and Technology, Vol.36 (24), pp , Dec 15, [2] S. Hermanns, Using the LCA Method for Identifying Resource Conservation Priorities at AMD Saxony, NSF/SRC Center for Environmentally Benign Semiconductor Manufacturing Tele-Seminar, November [3] K. Schischke, M. Stutz, J. P. Ruelle, H. Griese, H. Reichl, Life Cycle Inventory Analysis and Identification of Environmentally Significant Aspects in Semiconductor Manufacturing, IEEE Symposium on Electronics and the Environment, pp , [4] F. Taiariol, P. Fea, C. Papuzza, R. Casalino, E. Galbiati, S. Zappa, Life Cycle Assessment of an Integrated Circuit Product, IEEE Symposium on Electronics and the Environment, pp , [5] Smati, R., Raoux, S., Ho, D., Woolston, M. 2002, Measuring and modeling gas consumption and emis-sions from semiconductor manufacturing processes, EHS Assessment Techniques, SEMICON West. [6] Murphy C. F., Kenig G. A., Allen D. T., Laurent J-P., Dyer D. E., Development of Parametric Material, Energy, and Emission Inventories for Wafer Fabrication in the Semiconductor Industry, Environmental Science & Technology, Vol. 37 (23), pp , [7] Murphy C. F., Laurent J-P, Allen D. T., Life Cycle Inventory Development for Wafer Fabrication in Semiconductor Manufacturing, Proceedings IEEE Electronics and the Environment, pp , [8] N. Krishnan, S. Thurwachter, T. Francis, P. Sheng, A Modular Environmental Design and Decision-Support Tool (EDDT) for Semiconductor Manufacturing, Proceedings From SEMICON West Improving Environmental Performance of Wafer Manufacturing Processes, [9] Krishnan N., Design for Environment in Semiconductor Manufacturing, Ph.D. Dissertation, University of California, Berkeley, [] Hendrickson C., Horvath A., Joshi S., Lave L., Economic Input-Output Models For Environmental Life-Cycle Assessment, Environmental Science & Technology. 32(7):A 184-A 191, 1998 Apr 1. [11] International Technology Roadmap for Semiconductors (ITRS), Interconnect, 2001 Edition. [12] Maag, B., Boning, D., Voelker, B., Assessing the Environmental Impact of Copper CMP, Semiconductor International. October /04/$ IEEE. 89
5 [13] Fab Utility Cost Values for Cost of Ownership (COO) Calculations, International SEMATECH Technology Transfer # A-TR, /04/$ IEEE. 90
Advanced STI CMP Solutions for New Device Technologies
Advanced STI CMP Solutions for New Device Technologies Jeffrey David, Benjamin A. Bonner, Thomas H. Osterheld, Raymond R. Jin Applied Materials, 3111 Coronado Drive, M/S 1510, Santa Clara, CA 95054 (408)986-3277
EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley
Nonplanar Metallization Planar Metallization Passivation Metal 5 (copper) Metal 3 (copper) Interlevel dielectric (ILD) Via (tungsten) Metal 1 (copper) Tungsten Plug to Si Silicon Caps and Plugs oxide oxide
Semiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
Sustainability Opportunities and Challenges in the next decade
Sustainability Opportunities and Challenges in the next decade Prof. Farhang Shadman, Director The Engineering Research Center for Environmentally Benign Semiconductor Manufacturing Leo T Kenny Overview
Lecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
PFC Emissions Monitoring by FT-IR in LCD Manufacturing Processes. MIDAC Corporation
PFC Emissions Monitoring by FT-IR in LCD Manufacturing Processes MIDAC Corporation Overview FT-IR monitoring to reduce PFC emissions in Semiconductor Facilities Applying FT-IR Monitoring to LCD manufacturing
Enabling Low Defectivity Solutions Through Co- Development of CMP Slurries and Cleaning Solutions for Cobalt Interconnect Applications
Enabling Low Defectivity Solutions Through Co- Development of CMP Slurries and Cleaning Solutions for Cobalt Interconnect Applications Dnyanesh Tamboli 1, Tom Shi 1, Chris Li 2, Ming-Shih Tsai 2, Rung-Je
CMP challenges in sub-14nm FinFET and RMG technologies
CMP challenges in sub-14nm FinFET and RMG technologies Tae Hoon Lee*, Hong Jin Kim, Venugopal Govindarajulu, Gerett Yocum & Jason Mazzotti Advanced Module Engineering NCCAVS CMPUG Spring Meeting 2016 Contents
Semiconductor Technology
Semiconductor Technology von A bis Z Metallization www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Metallization 1 1.1 Requirements on metallization........................
THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES
THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES L. Shon Roy K. Holland, PhD. October 2014 Materials Examples Process materials used to make semiconductor devices Gases
Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
Isolation of elements
1 In an IC, devices on the same substrate must be isolated from one another so that there is no current conduction between them. Isolation uses either the junction or dielectric technique or a combination
Chapter 2 Semiconductor LCI Methods
Chapter 2 Semiconductor LCI Methods Sources of environmental impacts in IC production and use include emissions from electricity generation and fuel incineration as well as direct process emissions at
SEMICONDUCTOR INDUSTRY EHS
SEMICONDUCTOR INDUSTRY EHS AGENDA CURRENT & FUTURE ISSUES POINT-OF-USE (POU) DEVICE INFORMATION EXPECTATIONS FOR POU DEVICE SUPPLIERS PFC S (GLOBAL WARMING) IN APRIL, 1999, THE WORLD SEMICONDUCTOR COUNCIL
POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING
POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING Souvik Banerjee, Andrea Via and Harlan F. Chung EcoSnow Systems Inc. Livermore, CA Robert Small and
New Applications for CMP: Solving the Technical and Business Challenges. Robert L. Rhoades, Ph.D. NSTI Conference (Houston, TX) May 5, 2009
New Applications for CMP: Solving the Technical and Business Challenges Robert L. Rhoades, Ph.D. NSTI Conference (Houston, TX) May 5, 2009 Outline Background and Business Climate for CMP Technical Approach
Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS
INTRODUCTION TO Semiconductor Manufacturing Technology SECOND EDITION Hong Xiao TECHNISCHE INFORMATIONSBiBUOTHEK UNIVERSITATSBIBLIOTHEK HANNOVER SPIE PRESS Bellingham,Washington USA Contents Preface to
KGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
Understanding and Reducing Copper Defects
Understanding and Reducing Copper Defects Most high-performance logic manufacturers are by now developing, piloting or producing copper-based circuits. There are a number of companies that introduced copper
Uncertainty in LCA from Economic Input Output Models. Chris Hendrickson Francis McMichael Carnegie Mellon
Uncertainty in LCA from Economic Input Output Models Chris Hendrickson Francis McMichael Carnegie Mellon 1 Uncertainty in LCA Uncertainty exists for all LCA data: mass flows, emissions, impacts, weights
On-line patterned wafer thickness control of chemical-mechanical polishing
On-line patterned wafer thickness control of chemical-mechanical polishing Taber H. Smith a) MIT Microsystems Technology Laboratories, Cambridge, Massachusetts 02139 Simon J. Fang, Jerry A. Stefani, and
New proposal of the environmental friendly abatement system for LED MOCVD process
CNF-1927 New proposal of the environmental friendly abatement system for LED MOCVD process March 2012 Tsutomu Tsukada Kanken Techno co., Ltd. 1 Agenda 1. Process gases for CVD and Dry Etch application
200mm Next Generation MEMS Technology update. Florent Ducrot
200mm Next Generation MEMS Technology update Florent Ducrot The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in
Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference
Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking
Semiconductor Abatement Systems
Semiconductor Abatement Systems Aug 2013 Jay Jung VP of Marketing What is the customer looking for? Capacity, Capability & Commitment GST Confidential 2 Capacity Size Engineering Capacity Production Capacity
New Materials as an enabler for Advanced Chip Manufacturing
New Materials as an enabler for Advanced Chip Manufacturing Drive Innovation, Deliver Excellence ASM International Analyst and Investor Technology Seminar Semicon West July 10 2013 Outline New Materials:
Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP
Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP John Gagliardi, Richard Webb, Chris Rueb - 3M Corporation Greg Menk, Pete McReynolds, Gopal Prabhu, Tom Osterheld - Applied
Metallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)
This page discusses the CVD processes often used for integrated circuits (ICs). Particular materials are deposited best under particular conditions. Facilitation recommendations are at the bottom of the
Life Cycle Energy Comparison of Compact Fluorescent and Incandescent Light Bulbs
Life Cycle Energy Comparison of Compact Fluorescent and Incandescent Light Bulbs Hitesh Soneji Sustainability Science Paper LUMES, Lund University, Sweden January 11, 2008 1 Introduction There is presently
Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
Thermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
Atomic Layer Deposition(ALD)
Atomic Layer Deposition(ALD) AlO x for diffusion barriers OLED displays http://en.wikipedia.org/wiki/atomic_layer_deposition#/media/file:ald_schematics.jpg Lam s market-leading ALTUS systems combine CVD
Post CMP Cleaning SPCC2017 March 27, 2017 Jin-Goo Park
Post CMP Cleaning Conference @ SPCC2017 March 27, 2017 Jin-Goo Park Challenges in surface preparation Research trend in cleaning technology Lesson learned from current cleaning technology Challenges in
CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
SLURRY FORMULATION OPTIONS
SLURRY FORMULATION OPTIONS CHALLENGES FOR DEFECT REDUCTION IN CU,Ta/TaN AND Ru PLANARIZATION S. V. Babu Center for Advanced Materials Processing, 1 Clarkson University (www.clarkson.edu/camp) Acknowledgments
Surface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
BUEE 2013 AMC countermeasure in future high tech Fabs
M+W High Tech Projects Taiwan Co., Ltd. A Company of the M+W Group November 29 th, 2013 Michael Gall BUEE 2013 AMC countermeasure in future high tech Fabs AMC- countermeasure in future Fabs 1. AMC definitions
Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
UC Berkeley Green Manufacturing and Sustainable Manufacturing Partnership
UC Berkeley Green Manufacturing and Sustainable Manufacturing Partnership Title "Technology Wedges" for Implementing Green Manufacturing Permalink https://escholarship.org/uc/item/0mh97659 Authors Dornfeld,
Life Cycle Assessment of micro manufacturing process chains - Application to the microfactory concept.
Life Cycle Assessment of micro manufacturing process chains - Application to the microfactory concept. A. De Grave a, S.I. Olsen a, H.N. Hansen a a Department of Manufacturing Engineering and Management,
Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan
Chemical Mechanical Planarization STACK TRECK Viorel.balan@cea.fr > Red 50 is years The of New Moore s Blue Law Stacking Is The New Scaling 2 Lithography Enables Scaling / CMP Enables Stacking Building
Balancing Technical and Business Challenges in CMP R&D. Robert L. Rhoades, Ph.D. CAMP Conference (Lake Placid, NY) August 10-12, 2009
Balancing Technical and Business Challenges in CMP R&D Robert L. Rhoades, Ph.D. CAMP Conference (Lake Placid, NY) August 10-12, 2009 Outline Background and Business Climate for CMP STORM Development CMP
Micro-fabrication and High-productivity Etching System for 65-nm Node and Beyond
Hitachi Review Vol. 55 (2006), No. 2 83 Micro-fabrication and High-productivity Etching System for 65-nm Node and Beyond Takashi Tsutsumi Masanori Kadotani Go Saito Masahito Mori OVERVIEW: In regard to
Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
FOR SEMICONDUCTORS 2005 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2005 EDITION YIELD ENHANCEMENT THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS
Silicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
Motorola PC603R Microprocessor
Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
TSV Interposer Process Flow with IME 300mm Facilities
TSV Interposer Process Flow with IME 300mm Facilities Property of Institute of Microelectronics (IME)-Singapore August 17, 2012 Outline 1. TSV interposer (TSI) cross sectional schematic TSI with BEOL,
How To Write A Flowchart
1 Learning Objectives To learn how you transfer a device concept into a process flow to fabricate the device in the EKL labs You learn the different components that makes up a flowchart; process blocks,
Ultra High Barrier Coatings by PECVD
Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon
Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric
Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric K. Matano 1, K. Funamizu 1, M. Kouda 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, A. Nishiyama 2, N. Sugii
A Novel Retaining Ring in Advanced Polishing Head Design for Significantly Improved CMP Performance
A Novel Retaining Ring in Advanced Polishing Head Design for Significantly Improved CMP Performance Thomas H. Osterheld, Steve Zuniga, Sidney Huey, Peter McKeever, Chad Garretson, Ben Bonner, Doyle Bennett,
Dave Jarzynka. Brooks Semiconductor Solutions Group
Dave Jarzynka Brooks Semiconductor Solutions Group 1 Agenda The business today Growth drivers 2 2016 Brooks Automation, Inc. Proprietary Information Semiconductor Group at a Glance FY15 Revenue Breakdown
LAM 490 Etch Recipes. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING LAM 490 Etch Recipes Dr. Lynn Fuller Professor, Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585)
MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices
Hitachi Review Vol. 57 (2008), No. 3 127 MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Tadashi Terasaki Masayuki Tomita Katsuhiko Yamamoto Unryu Ogawa, Dr. Eng. Yoshiki Yonamoto,
Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays
Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays Paul C. McIntyre Department of Materials Science & Engineering Geballe Laboratory for Advanced Materials Stanford
Portland Technology Development, * CR, # QRE, % PTM Intel Corporation
A 45nm Logic Technology with High-k + Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom,
Fabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
GreenHouse Gases (GHGs) Gases that contribute to atmospheric climate change because of their high Global Warming Potentials (GWP)
Contents 1 GHGs Which gases to worry about? Motivations to reduce PFC emissions COP21 WSC 2010 WSC 2020 200 mm Fab footprint 300mm Fab footprint Impact of HTFs Edwards CO 2 footprint Summary & Conclusions
CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE
CHAPTER 1 HOW SEMICONDUCTOR CHIPS ARE MADE Hwaiyu Geng Hewlett-Packard Company Palo Alto, California Lin Zhou Intel Corporation Hillsboro, Oregon 1.1 INTRODUCTION Over the past decades, an information
Part 3: Test Structures, Test Chips, In-Line Metrology & Inspection
Part 3: Test Structures, Test Chips, In-Line Metrology & Inspection CTO, Maydan Technology Center Applied Materials, Inc. Mike_Smayling@amat.com Topics Introduction to Test Chips Test Structures Basic
A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat
1.1149/1.2727414, The Electrochemical Society A New Liquid Precursor for Pure Ruthenium Depositions J. Gatineau, C. Dussarrat Air Liquide Laboratories, Wadai 28, Tsukuba city, Ibaraki Prefecture, 3-4247,
Process Optimization in Post W CMP In-situ Cleaning. Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA
Process Optimization in Post W CMP In-situ Cleaning Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA Contents W CMP process for sub 14nm device W Gate CMP W
Intel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.
SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation
EE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
FOR SEMICONDUCTORS 2007 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2007 EDITION YIELD ENHANCEMENT THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS
Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson
Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion
Qualifying Explanatory Statement for PAS 2060 Declaration of Achievement to Carbon Neutrality
SCS Global Services PAS 2060 Qualifying Explanatory Statement Qualifying Explanatory Statement for PAS 2060 Declaration of Achievement to Carbon Neutrality Prepared for: Planet Labs Date Completed: August
VLSI Technology. By: Ajay Kumar Gautam
By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,
Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
TECHNOLOGIES FOR CARBON MANAGEMENT
TECHNOLOGIES FOR CARBON MANAGEMENT A Founder Societies Project Initiative VERONIKA RABL IEEE LEAD TECHNICAL MEMBER VRABL@VISION-RESULTS.COM CLIMATE CHANGE TECHNOLOGY SUBCOMMITTEE IEEE-PES GENERAL MEETING
Advanced CMOS Process Technology Part 3 Dr. Lynn Fuller
MICROELECTRONIC ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY Part 3 Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute of Technology 82
MODELING THE RECYCLING PROCESSES IN THE LCA OF BUILDINGS
MODELING THE RECYCLING PROCESSES IN THE LCA OF BUILDINGS S. Lasvaux a,b*1, B. Peuportier a, J. Chevalier b a Centre Energétique et Procédés MINES ParisTech 60, Bd St Michel 75272 PARIS Cedex 06, France
EXHAUST MANAGEMENT PRIMARILY ACID COMPOUNDS. MINIMAL VOLATILE ORGANIC COMPOUNDS (VOC). HMDS FROM PHOTO CAN BE EXHAUSTED (RATHER THAN TO VOC EXHAUST).
EXHAUST MANAGEMENT EXHAUST MANAGEMENT ACID EXHAUST PRIMARILY ACID COMPOUNDS. MINIMAL VOLATILE ORGANIC COMPOUNDS (VOC). HMDS FROM PHOTO CAN BE EXHAUSTED (RATHER THAN TO VOC EXHAUST). AMMONIA NEEDS TO BE
EE 247B/ME 218: Introduction to MEMS Design Lecture 25m2: Sensing Circuit Non-Idealities & Integration CTN 4/21/16
EE 247B/ME 218: Introduction to MEM esign Actual Op Amps Are Not Ideal Actual op amps, of course, are not ideal; rather, they enerate noise Have finite gain, A o Have finite bandwidth, b Have finite input
Low temperature deposition of thin passivation layers by plasma ALD
1 Low temperature deposition of thin passivation layers by plasma ALD Bernd Gruska, SENTECH Instruments GmbH, Germany 1. SENTECH in brief 2. Low temperature deposition processes 3. SENTECH SI ALD LL System
ION-IMPLANTED PHOTORESIST STRIPPING USING SUPERCRITICAL CARBON DIOXIDE
ION-IMPLANTED PHOTORESIST STRIPPING USING SUPERCRITICAL CARBON DIOXIDE K. Saga, H. Kuniyasu, and T. Hattori, M. B. Korzenski*, P.M. Visintin*, T. H. Baum* Sony Corporation Atsugi 243-8585 JAPAN Advanced
Small Plasma Devices
Research on Small Plasma Devices At University of Malaya C.S. Wong Plasma Research Laboratory Physics Department, University of Malaya 50603 Kuala Lumpur, Malaysia Plasma Technology Research Group Physics
New CMP Applications And Opportunities for Improvement. Robert L. Rhoades, Ph.D. Presentation for Levitronix Conference May 2011
New CMP Applications And Opportunities for Improvement Robert L. Rhoades, Ph.D. Presentation for Levitronix Conference May 2011 Outline Background TSV s Diamond CMP Opportunities for Improvement Summary
CMP Defects and Evolution of PCMP Cleans
CMP Defects and Evolution of PCMP Cleans March 27, 2017 Iqbal Ali iali@linx-consulting.com (408)839-9924 SPCC & PCMP Conference, Austin, TX Agenda 1. Introduction to Linx Consulting 2. Where Have We Been
Surface Micromachining
Surface Micromachining Outline Introduction Material often used in surface micromachining Material selection criteria in surface micromachining Case study: Fabrication of electrostatic motor Major issues
Development of different copper seed layers with respect to the copper electroplating process
Microelectronic Engineering 50 (2000) 433 440 www.elsevier.nl/ locate/ mee Development of different copper seed layers with respect to the copper electroplating process a, a a b b b K. Weiss *, S. Riedel,
Spatially Programmable Reactor Design: Toward a New Paradigm for Equipment Effectiveness
Spatially Programmable Reactor Design: Toward a New Paradigm for Equipment Effectiveness Y. Liu, J. Choo, L. Henn-Lecordier, G. W. Rubloff, R. A. Adomaitis Institute for Systems Research Department of
Deep Silicon Etching An Enabling Technology for Wireless Systems Segment By Carson Ogilvie and Joel Goodrich Commercial Product Solutions
Deep Silicon Etching An Enabling Technology for Wireless Systems Segment By Carson Ogilvie and Joel Goodrich Commercial Product Solutions Abstract The recent installation of a new etch tool, the Surface
Modeling of Local Oxidation Processes
Introduction Isolation Processes in the VLSI Technology Main Aspects of LOCOS simulation Athena Oxidation Models Several Examples of LOCOS structures Calibration of LOCOS effects using VWF Field Oxide
Abstract. Introduction FILTRATION CHARACTERISTICS OF CMP SLURRIES. Author: Rakesh K. Singh, Ph.D., P.E., M.B.A.
APPLICATION NOTE FILTRATION CHARACTERISTICS OF CMP SLURRIES Author: Rakesh K. Singh, Ph.D., P.E., M.B.A. Abstract Filters for current and next-generation CMP slurries must now exhibit high retention of
All-Aluminum Screen-Printed IBC Cells: Design Concept
l-uminum Screen-Printed IBC Cells: Design Concept Paul Basore, Emmanuel Van Kerschaver, Kirsten Cabanas-Holmen, Jean Hummel, Yafu Lin, C Paola Murcia, Kate Fisher, Simeon Baker-Finch, Oun-Ho Park, Frederic
DEVELOPMENT OF ACTIVE AND INTELLIGENT PACKAGING
DEVELOPMENT OF ACTIVE AND INTELLIGENT PACKAGING Damjan Balabanič 1, Matija Mraović 1, Tadeja Muck 1, 2, Matej Šuštaršič 1, Tea Toplišek 1, Alen Vrečko 1 1 Inštitut za celulozo in papir, Ljubljana 2 Univerza
Plasma-Enhanced Chemical Vapor Deposition
Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.
Hitachi A 64Mbit (8Mb x 8) Dynamic RAM
Construction Analysis Hitachi 5165805A 64Mbit (8Mb x 8) Dynamic RAM Report Number: SCA 9712-565 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:
Device Fabrication: Metallization
Device Fabrication: Metallization 1 Applications: Interconnection 2 Q & A Can we reduce all dimensions of metal interconnection line at the same ratio? R= l/wh. When we shrink all dimensions (length l,
Isolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
Lecture 8. Deposition of dielectrics and metal gate stacks (CVD, ALD)
Lecture 8 Deposition of dielectrics and metal gate stacks (CVD, ALD) Thin Film Deposition Requirements Many films, made of many different materials are deposited during a standard CMS process. Gate Electrodes