Advanced Process Control in Megasonic-Enhanced Pre-Bonding Cleaning

Size: px
Start display at page:

Download "Advanced Process Control in Megasonic-Enhanced Pre-Bonding Cleaning"

Transcription

1 Advanced Process Control in Megasonic-Enhanced Pre-Bonding Cleaning D. Dussault a, F. Fournel b, and V. Dragoi c a ProSys Inc., 1745 Dell Av., Campbell, CA 95008, USA b CEA, LETI, MINATEC, F38054 Grenoble, France c EV Group, DI E Thallner Str. 1, 4782 St. Florian/Inn, Austria The increased complexity of microelectronic and sensor applications that have emerged over the past decade have driven wafer bonding to mature as a production technology for both MEMS and 3D stacked die manufacturing. The use of CMOS device wafers has restricted the types of viable bonding processes to low temperature fusion bonding, adhesive bonding and metal bonding. Due to the specific requirements of CMOS technology the allowed bonding processes had to be adapted in order to fulfill the specific CMOS-compatibility demands. This paper presents a novel single wafer Megasonic based cleaning method with enhanced process control capabilities. This cleaning process is integrated in low temperature fusion bonding process and enables higher bonding yields and a reduction in process fluid usage. Introduction Wafer bonding has been used successfully during past years for 3D interconnects and MEMS applications. The need for higher levels of integration is increasing the complexity of the bonded structures as electronics and mechanical or optical functionality layers have to be integrated by bonding. Electronics integration in particular is imposing significant limitations to the bonding process in terms of the two main process features: process temperature and bonding layers allowed. The temperature range is clearly determined by the metal interconnects (<400 C for Al interconnections) and the choice of the bonding layers is conditioned by the compatibility with CMOS technology contamination levels. Low temperature fusion wafer bonding is one of the CMOS compatible bonding processes. This type of process was already employed in the manufacture of engineered substrates (1, 2) as well as for manufacturing of CMOS-MEMS and BSI CMOS IS (Backside Illuminated CMOS image sensors) (3). In fusion bonding, the surface condition plays a crucial role for a successful process. From the mechanical perspective, surface preparation consists of producing the desired surface layer (e.g. oxide, nitride) and make sure the flatness and smoothness required for direct bonding are met (e.g. by using CMP - Chemical-Mechanical Polishing). After the post-cmp cleaning procedure, the wafers typically see an additional cleaning process right before being placed in contact (in production environment this step is performed inside the integrated wafer bonding equipment). With this process flow, the risk of particle contamination of the surfaces is significantly decreased. The use of CMOS wafers raised challenges to this single wafer cleaning step. Legacy cleaning methods (brush scrubbers and megasonic nozzles) started to reach their limits in

2 terms of surface damage, cross contamination and cleaning uniformity. In order to address these limitations, a new type of megasonic-enhanced cleaning was introduced: the MegPie (4). The transducer is placed in close proximity to the wafer surface and the gap between wafer surface and transducer surface are filled with process fluid. Due to its triangular shape, uniform radial distribution of the acoustic energy across wafer is assured. Particle neutrality and particle removal efficiency results of this cleaning process were reported elsewhere (5). This work reports on recent design developments in process fluid management that result in improved process control and reduction of process fluid required for pre-bonding cleaning based on MegPie. Theory Enhancement of cleaning processes through the application of megasonic energy has been an accepted technology in IC and MEMS manufacturing for years. The useful effects of both the directional streaming forces and Megasonic induced cavitation in a wet process have been well documented, but limitations have arisen in various methods of application. Initial work on megasonic-enhanced wet processing was accomplished in immersion type configurations in which the substrate to be processed was submerged in a tank filled with the process fluid. Acoustic energy was introduced to the fluid either indirectly through a coupling fluid layer, or directly with a resonator in direct contact with the process fluid. Such configurations exhibited significant overall improvements in process time and efficiency over standard recirculated baths, but suffered from severe limitations in uniformity across the substrate (die to die). Efforts were then made to improve the acoustic transmission uniformity through various resonator designs and placements (position/angle) of substrate in relation to the resonator. These measures were limited by irregularities in field caused by acoustic wave reflections endemic to a tank type system with wafer present (6). This local area non-uniformity in the immersion configuration has several basic causes. First is the aforementioned acoustic field irregularity which effects both particle removal and chemical enhancement uniformity. Second is the difference in the replenishment rates of fresh process fluid. The process fluid exchange in the sub-boundary area caused by megasonic induced cavitation simply exchanges diffused fluid from the surface region with fluid from outside the boundary layer. When the fluid outside of the boundary layer has not been exchanged for fresh process fluid on the macro level due to flow restrictions, eddy currents, or depletion of the process fluid in the whole system, the local effectiveness of the megasonic enhancement is reduced considerably. In order to minimize the process irregularities and variances of the immersion method, the configuration was changed to that of a single substrate spin process. The substrate to be processed is held to a spinning chuck with the surface to be processed facing up and process fluid applied to the top surface only (figure 1). In this spin process system, megasonic energy is introduced to the process fluid via a wide area megasonic transducer, the MegPie. This transducer couples acoustic energy into the process fluid filled gap formed by the substrate and the transducer face. The centrifugal forces created by the spinning substrate expel the spent process fluid off of the wafer and provide for a constant refreshment of the process fluid from outside the boundary layer.

3 Figure 1. Horizontal spinner chuck system with basic fluid delivery and MegPie transducer. The uniform acoustic field of the MegPie resonator is shaped to provide radial uniformity (4). In a rotating substrate system, the outer portion of the substrate is moving faster than the inner portion when referenced to a fixed point. The form of the MegPie assures that every portion of the substrate receives the same amount of megasonic dosage with each substrate rotation. This dosage uniformity is assured without the requirement of mechanical scanning, the transducer remains at a fixed position and height above the substrate throughout the entire process. As with the aforementioned immersion configuration, control of process fluid characteristics in the Megasonic field is critical to the uniformity and density of cavitation created. Cavitation density in a given megasonic field is directly related to the gas content, temperature, and chemical composition of the process fluid and is measured through the detection of photons that are a byproduct of the imploding cavitation reaction (7) (fig. 2). Figure 2. Cavitation profile of typical clean process solution represented by photon count (sonoluminescence). The combination of an adjustable, uniform megasonic energy field and a fresh controlled supply of process fluid to that field provide the optimal conditions for controlled and reproducible cavitation densities and uniformity of process. Experimental Apparatus. The experimental setup consisted of an EVG 850LT industrial bonding equipment containing a single-wafer cleaning module equipped with sapphire surface MegPie similar to prior reported work (5).

4 The system was modified though the addition of a radial dispense manifold (fig. 3). In this configuration all of the process fluid is introduced through the manifold and directly into the acoustic field. The legacy method of introducing fluid to the wafer surface from an external source has been eliminated so that the manifold is the sole source. Figure 3. Cross section of MegPie with Radial Dispense Manifold. In addition to uniformity of process fluid delivery to the megasonic field, design goals for the radial dispense manifold included high speed and low fluid flow operation. High spin speed (>100 RPM) operation is desirable in order to eliminate fluid wrapping, where process fluid on the top of the wafer wraps around to the backside of the wafer. Fluid wrap can introduce contamination and watermark issues as well as exposing the outer edge of the backside to cavitation effects caused by sound energy transferring through the wafer into the residual fluid on the back side. Higher spin speeds also provide for higher centrifugal forces and help to accelerate the ejection of particles released in the Megasonic field from the wafer. The legacy fluid introduction method prevented reliable operation over 45 RPM. At higher RPM the fluid would separate in the gap between wafer and transducer. This air filled gap blocks the sound, increases the reflected energy and degrades the process performance. Reducing the amount of fluid required per wafer processed is an ongoing effort in semiconductor wet processes. The impact is not only in the production and purchasing costs of UPW and chemistry, but also the environmental issues and costs of chemical disposal. Process fluid requirement for the legacy fluid introduction method was ca. 1 liter per minute for process of a 200 mm wafer. The design goal for the radial dispense manifold is a 50% reduction in fluid use. Experiment. The MegPie fly height was adjusted to a gap of ca. 0.7 mm with UPW (Ultra Pure Water). Fine height adjustments were made to zero the reflected power (P ref ), indicating a fluid filled gap and optimum RF and acoustic conditions in resonance. The reflected power (P ref ) signal provided by the MegPie electronic controller was monitored during the subsequent experiments. The P ref signal is very sensitive to changes in the conditions within the gap, including introduction of air, or changes in the gap height. This signal is monitored by the control electronics continually during the process, actual values are updated every 5 ms.

5 Results First the MegPie with the mounted manifold was calibrated to determine the fluid flow with respect to gap values between transducer and wafer surfaces. The gap reference values were set mechanically for 0.5 mm and 0.75 mm. Fluid flow was varied along with the rotation speed in order to determine the minimum process fluid flow required to have the gap filled with water for each rotation speed. The flow values for the two different gaps are shown in fig. 4. Figure 4. Rotation speed vs. fluid flow at two reference gap settings Performance of the radial dispense manifold (fig. 5) using P ref as gap reference was very stable and predictable within the initial design parameters. Spin speed range was extended to 200 RPM at all fluid flow rates indicating a very safe process window in the RPM operating range. Fluid flow results were very encouraging, with stable operation up to 150 RPM at 0.2 l/min, representing an 80% reduction in process fluid flow requirement when compared to the legacy fluid introduction method. Figure 5. Reflected power readings at varied spin speeds and fluid flows.

6 Conclusion Megasonic enhanced processing has become a key technology in wafer scale pre-bond cleaning. While process results achieved with the sapphire MegPie have met current requirements, areas for improvement have been identified and addressed. In this work we have explained the impact of uncontrolled or non-uniform process fluid characteristics in the Megasonic field and introduced a radial uniform manifold that manages the flow of fluid from the system into the active gap between Transducer and Wafer. We have also verified the high RMP capabilities now available with the MegPie equipped with the radial dispense manifold. And further demonstrated large reduction (80%) in process fluid required and verified our design and initial test parameters with live testing using reflected power as a process monitor for the active process area. In ongoing work we plan further verification runs of particle neutrality and particle removal efficiency at the enhanced spin speeds and reduced, managed fluid flow. References 1. M.I. Current, in IEEE Int. Workshop on Junction Technol. 2002, IEEE Proceedings Series, doi: /IWJT , p. 97 (2002). 2. C.J. Tracy, P. Fejes, N.D. Theodore, P. Maniar, E. Johnson, A.J. Lamm, A.M. Paler, I.J. Malik and P.J. Ong, J. Electronic Mat.., 33, p. 886 (2004). 3. V. Dragoi, G. Mittendorfer, A. Filbert, and M. Wimplinger, doi: /PROC F08-06, MRS Online Proc. Library, vol. 1249, pp.1249-f08-06 (2010). 4. US Patent 6,791,242 (2004). 5. F. Fournel, L. Bally, D. Dussault, and V. Dragoi, ECS Trans. 33(4), 495 (2010). 6. A. Ting, Sandia Nat. Lab. Public Report, SAND , p. 18 (2002). 7. US Patent 7,443,079 (2008)

The ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010

The ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010 The ABC s of CMP for DWB and SOI Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010 Outline Introduction Direct Wafer Bonding (DWB) Background CMP for DWB Silicon-On-Insulator (SOI) Background

More information

MRSI-175Ag Epoxy Dispenser

MRSI-175Ag Epoxy Dispenser MRSI-175Ag Epoxy Dispenser Applications: Microwave & RF Modules MEMS Semiconductor Packaging Multi-Chip Modules Hybrid Circuits Optical Modules Overview The MRSI-175Ag Conductive Epoxy Dispenser handles

More information

AC : MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE

AC : MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE AC 2011-2416: MICROWAVE PLASMA CLEANER DESIGN FOR SEMI- CONDUCTOR FABRICATION AND MATERIALS PROCESSING LABO- RATORY USE Mustafa G. Guvench, University of Southern Maine Mustafa G. Guvench received M.S.

More information

Three-Dimensional Molded Interconnect Devices (3D-MID)

Three-Dimensional Molded Interconnect Devices (3D-MID) Jörg Frank Three-Dimensional Molded Interconnect Devices (3D-MID) Materials, Manufacturing, Assembly and Applica ons for Injec on Molded Circuit Carriers Sample Pages ISBN 978-1-56990-551-7 HANSER Hanser

More information

Hybrid III-V/Si DFB laser integration on a 200 mm fully CMOS-compatible silicon photonics platform

Hybrid III-V/Si DFB laser integration on a 200 mm fully CMOS-compatible silicon photonics platform Hybrid III-V/Si DFB laser integration on a 200 mm fully CMOS-compatible silicon photonics platform B. Szelag 1, K. Hassan 1, L. Adelmini 1, E. Ghegin 1,2, Ph. Rodriguez 1, S. Bensalem 1, F. Nemouchi 1,

More information

Radiation Tolerant Isolation Technology

Radiation Tolerant Isolation Technology Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction

More information

EV Group 300mm Wafer Bonding Technology July 16, 2008

EV Group 300mm Wafer Bonding Technology July 16, 2008 EV Group 300mm Wafer Bonding Technology July 16, 2008 EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment supplier for the

More information

Enabling Technology in Thin Wafer Dicing

Enabling Technology in Thin Wafer Dicing Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,

More information

of the International Traffic in Arms Distribution Regulations Statement: (ITAR) Public and is Release. approved for public distribution.

of the International Traffic in Arms Distribution Regulations Statement: (ITAR) Public and is Release. approved for public distribution. High-Reliability Accelerometer and Pressure Sensor Design and Test (invited paper) Presentation at the 4th Annual Conference on MEMS Testing and Reliability by Tom Kwa, Meggitt Sensing Systems October

More information

Spatially Programmable Reactor Design: Toward a New Paradigm for Equipment Effectiveness

Spatially Programmable Reactor Design: Toward a New Paradigm for Equipment Effectiveness Spatially Programmable Reactor Design: Toward a New Paradigm for Equipment Effectiveness Y. Liu, J. Choo, L. Henn-Lecordier, G. W. Rubloff, R. A. Adomaitis Institute for Systems Research Department of

More information

Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan

Chemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan Chemical Mechanical Planarization STACK TRECK Viorel.balan@cea.fr > Red 50 is years The of New Moore s Blue Law Stacking Is The New Scaling 2 Lithography Enables Scaling / CMP Enables Stacking Building

More information

Edge Protection of Temporarily Bonded Wafers during Backgrinding

Edge Protection of Temporarily Bonded Wafers during Backgrinding 10.1149/1.3096533 The Electrochemical Society Edge Protection of Temporarily Bonded Wafers during Backgrinding Dongshun Bai a, Xing-Fu Zhong a, Rama Puligadda a, Jurgen Burggraf b, Daniel Burgstaller b,

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

IISW-2009 BSI technical challenges

IISW-2009 BSI technical challenges IISW-2009 BSI technical challenges Bergen. 25th June 2009 Outline BSI consumer vs BSI scientific BSI vs FSI Remaining challenges Charges collection BSI overlay challenges BSI laser annealing Thinning Process

More information

Trends in Device Encapsulation and Wafer Bonding

Trends in Device Encapsulation and Wafer Bonding Trends in Device Encapsulation and Wafer Bonding Roland Weinhäupl, Sales Manager, EV Group Outline Introduction Vacuum Encapsulation Metal Bonding Overview Conclusion Quick Introduction to EV Group st

More information

Process Optimization in Post W CMP In-situ Cleaning. Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA

Process Optimization in Post W CMP In-situ Cleaning. Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA Process Optimization in Post W CMP In-situ Cleaning Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA Contents W CMP process for sub 14nm device W Gate CMP W

More information

Optical Profilometry of Substrate Bow Reduction Using Temporary Adhesives

Optical Profilometry of Substrate Bow Reduction Using Temporary Adhesives Optical Profilometry of Substrate Bow Reduction Using Temporary Adhesives a Paul Flynn and b John Moore a FRT of America, LLC 1101 South Winchester Blvd., Suite L-240, San Jose, CA 95128 408-261-2632,

More information

Challenges for Embedded Device Technologies for Package Level Integration

Challenges for Embedded Device Technologies for Package Level Integration Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI

More information

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

PSA CHALLENGES AND APPLICATIONS IN SEMICONDUCTOR MANUFACTURING

PSA CHALLENGES AND APPLICATIONS IN SEMICONDUCTOR MANUFACTURING PSA CHALLENGES AND APPLICATIONS IN SEMICONDUCTOR MANUFACTURING Laurent Vésier, Senior Quality Engineer, Rohm and Haas Electronic Materials CMP Technologies, Newark, DE Jason Lawhorn, Product Engineering

More information

PeakForce Tapping and ScanAsyst An introduction to the technique featuring Bruker s Dimension Edge. Bede Pittenger, Ph.D.

PeakForce Tapping and ScanAsyst An introduction to the technique featuring Bruker s Dimension Edge. Bede Pittenger, Ph.D. PeakForce Tapping and ScanAsyst An introduction to the technique featuring Bruker s Dimension Edge Bede Pittenger, Ph.D. Dimension Edge with ScanAsyst: High performance AFM breaking down cost and productivity

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Development of System in Package

Development of System in Package Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article

More information

Low-Temperature Aluminum-Aluminum Wafer Bonding. EV Group, DI E. Thallner Straße 1, St. Florian/Inn 4782, Austria b

Low-Temperature Aluminum-Aluminum Wafer Bonding. EV Group, DI E. Thallner Straße 1, St. Florian/Inn 4782, Austria b Low-Temperature Aluminum-Aluminum Wafer Bonding B. Rebhan a, A. Hinterreiter b,c, N. Malik d, K. Schjølberg-Henriksen e, V. Dragoi a and K. Hingerl b a EV Group, DI E. Thallner Straße 1, St. Florian/Inn

More information

The content is broken down into the following outline:

The content is broken down into the following outline: Microfluidics has been around for a long time now, yet there are so many silos of information, and so many folks offering a variety of solutions, it s hard to ask the right questions to ensure you're choosing

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING Souvik Banerjee, Andrea Via and Harlan F. Chung EcoSnow Systems Inc. Livermore, CA Robert Small and

More information

Ultra High Barrier Coatings by PECVD

Ultra High Barrier Coatings by PECVD Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Betapure CMP Series. CMP Filter Capsules. Superior Reduction Of Large Particle Counts For Improved Yields. Features & Benefits.

Betapure CMP Series. CMP Filter Capsules. Superior Reduction Of Large Particle Counts For Improved Yields. Features & Benefits. Betapure Series Filter Capsules Features & Benefits Graded Porosity Design Superior reduction of hard and soft gel contaminants, for reduced defectivity and improved yields High contaminant holding capacity

More information

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics H. Huang 1, J. Bao 1, H. Shi 1, P. S. Ho 1, M L McSwiney 2, M D Goodner 2, M Moinpour 2, and G M Kloster 2 1 Laboratory for

More information

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Overview of CMP for TSV Applications Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Outline TSV s and the Role of CMP TSV Pattern and Fill TSV Reveal (non-selective)

More information

AML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services MEMS, IC, III-Vs.

AML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services  MEMS, IC, III-Vs. AML AML- Technical Benefits 4 Sept 2012 www.aml.co.uk AML In-situ Aligner Wafer Bonders Wafer bonding capabilities:- Anodic Bonding Si-Glass Direct Bonding e.g. Si-Si Glass Frit Bonding Eutectic Bonding

More information

NOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS. Herwig Kirchberger, Paul Lindner, Markus Wimplinger

NOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS. Herwig Kirchberger, Paul Lindner, Markus Wimplinger Stresa, Italy, 25-27 April 2007 NOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS Herwig Kirchberger, Paul Lindner, Markus Wimplinger EV Group, A-4782 St. Florian, DI Erich Thallner

More information

Thin. Smooth. Diamond.

Thin. Smooth. Diamond. UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series

More information

Recent Advances in Die Attach Film

Recent Advances in Die Attach Film Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The

More information

CMP challenges in sub-14nm FinFET and RMG technologies

CMP challenges in sub-14nm FinFET and RMG technologies CMP challenges in sub-14nm FinFET and RMG technologies Tae Hoon Lee*, Hong Jin Kim, Venugopal Govindarajulu, Gerett Yocum & Jason Mazzotti Advanced Module Engineering NCCAVS CMPUG Spring Meeting 2016 Contents

More information

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW

More information

Investigation of ProTEX PSB Thin Film as Photosensitive Layer for MEMS capacitive pressure sensor diaphragm based Si/SiC Wafer

Investigation of ProTEX PSB Thin Film as Photosensitive Layer for MEMS capacitive pressure sensor diaphragm based Si/SiC Wafer Investigation of ProTEX PSB Thin Film as Photosensitive Layer for MEMS capacitive pressure sensor diaphragm based Si/SiC Wafer Author Marsi, Noraini, Majlis, Burhanuddin Yeop, Hamzah, Azrul Azlan, Mohd-Yasin,

More information

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda: EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal

More information

MODEL 1051 TEM Mill ION MILLING. Ion milling is used on physical science. specimens to reduce thickness to electron

MODEL 1051 TEM Mill ION MILLING. Ion milling is used on physical science. specimens to reduce thickness to electron MODEL 1051 TEM Mill A state-of-the-art ion milling and polishing system offering reliable, high performance specimen preparation. It is compact, precise, and consistently produces high-quality transmission

More information

Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP

Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP John Gagliardi, Richard Webb, Chris Rueb - 3M Corporation Greg Menk, Pete McReynolds, Gopal Prabhu, Tom Osterheld - Applied

More information

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform Minapad 2014, May 21 22th, Grenoble; France Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform Stéphane Bellenger, Laëtitia Omnès, Jean-René

More information

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING Lynne Michaelson 1, Anh Viet Nguyen 2, Krystal Munoz 1, Jonathan C. Wang

More information

Laser Spike Annealing for sub-20nm Logic Devices

Laser Spike Annealing for sub-20nm Logic Devices Laser Spike Annealing for sub-20nm Logic Devices Jeff Hebb, Ph.D. July 10, 2014 1 NCCAVS Junction Technology Group Semicon West Meeting July 10, 2014 Outline Introduction Pattern Loading Effects LSA Applications

More information

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Scott D. Szymanski March Plasma Systems Concord, California, U.S.A. sszymanski@marchplasma.com

More information

Drag Finishing

Drag Finishing www.rosler.us Drag Finishing Mass Finishing at its Best Rosler has a long and successful history of using advanced mass finishing techniques such as drag finishing and plunge finishing. Early efforts focused

More information

SCREW DESIGN BASICS The Processor Point Of View. Andrew W. Christie Optex Process Solutions, LLC

SCREW DESIGN BASICS The Processor Point Of View. Andrew W. Christie Optex Process Solutions, LLC SCREW DESIGN BASICS The Processor Point Of View Andrew W. Christie Optex Process Solutions, LLC www.optexprocesssolutions.com Outline Define the goal Review basic extruder components Discuss process elements

More information

Poly-SiGe MEMS actuators for adaptive optics

Poly-SiGe MEMS actuators for adaptive optics Poly-SiGe MEMS actuators for adaptive optics Blake C.-Y. Lin a,b, Tsu-Jae King a, and Richard S. Muller a,b a Department of Electrical Engineering and Computer Sciences, b Berkeley Sensor and Actuator

More information

DuPont MX5000 Series

DuPont MX5000 Series DuPont MX5000 Series DATA SHEET & PROCESSING INFORMATION High Performance Multi-Purpose Polymer Film for MEMS Applications PRODUCT FEATURES/ APPLICATIONS Negative working, aqueous processable dry film

More information

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins Revised: April 2008 Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins 1. INTRODUCTION The CYCLOTENE 3000 series Advanced Electronic Resins derived from B-staged bisbenzocyclobutene (BCB)

More information

PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS. ...

PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS. ... SEMICONDUCTOR SOLAR DISPLAY OPTOELECTRONIC PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS........... A Look at Silicon Genesis 1997 Founded as a fabless

More information

SURFACE CLEANLINESS MONITORING. IMPROVE COATING/PAINT ADHESION Mantosh K. Chawla - Photo Emission Tech., Inc.

SURFACE CLEANLINESS MONITORING. IMPROVE COATING/PAINT ADHESION Mantosh K. Chawla - Photo Emission Tech., Inc. SURFACE CLEANLINESS MONITORING TO IMPROVE COATING/PAINT ADHESION Mantosh K. Chawla - Photo Emission Tech., Inc. INTRODUCTION Surface preparation is one of the most important factors in assuring proper

More information

Measurement of thickness of native silicon dioxide with a scanning electron microscope

Measurement of thickness of native silicon dioxide with a scanning electron microscope Measurement of thickness of native silicon dioxide with a scanning electron microscope V. P. Gavrilenko* a, Yu. A. Novikov b, A. V. Rakov b, P. A. Todua a a Center for Surface and Vacuum Research, 40 Novatorov

More information

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory PCTB Power Cycling Testbench for Power Electronic Modules PC-LAB Power Cycling Test Laboratory Technical Information PCTB power cycling test bench alpitronic has many years of experience in developing

More information

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding

More information

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion

More information

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com

More information

Thin Wafers Bonding & Processing

Thin Wafers Bonding & Processing Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These

More information

CASY Model TT E L E C T R I C A L C U R R E N T EXCLUSION ECE BASED CELL ANALYSIS

CASY Model TT E L E C T R I C A L C U R R E N T EXCLUSION ECE BASED CELL ANALYSIS CASY Model TT Cell Counter + AnalyZer E L E C T R I C A L C U R R E N T EXCLUSION ECE BASED CELL ANALYSIS ELECTRICAL CURRENT EXCLUSION CASY Model TT Cell Counter + Analyzer R&D Easy and fast adaptation

More information

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications DESCRIPTION UV5 positive DUV photoresist has been optimized to provide vertical profile imaging of isolated and semidense features for device

More information

SINGLE SIDED WAFER THINNING AND HANDLING

SINGLE SIDED WAFER THINNING AND HANDLING SINGLE SIDED WAFER THINNING AND HANDLING Ricardo I. Fuentes, Ph.D. Materials and Technologies, Corp. (MATECH) Poughkeepsie, NY, USA ABSTRACT The increasing demand for smaller, more portable, more powerful

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010

More information

Understanding and Reducing Copper Defects

Understanding and Reducing Copper Defects Understanding and Reducing Copper Defects Most high-performance logic manufacturers are by now developing, piloting or producing copper-based circuits. There are a number of companies that introduced copper

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

Photolithography I ( Part 2 )

Photolithography I ( Part 2 ) 1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb) System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb) Steffen Kröhnert, José Campos, Eoin O Toole NANIUM S.A., Vila do Conde, Portugal Outline Short Company Overview NANIUM Introduction

More information

Lab #2 Wafer Cleaning (RCA cleaning)

Lab #2 Wafer Cleaning (RCA cleaning) Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2

More information

Fluxless soldering using Electron Attachment (EA) Technology

Fluxless soldering using Electron Attachment (EA) Technology Fluxless soldering using Electron Attachment (EA) Technology Proprietary, patented innovation for wafer level packaging applications including wafer bump and copper pillar reflow. Air Products has partnered

More information

II. A. Basic Concept of Package.

II. A. Basic Concept of Package. Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information

3D technologies for integration of MEMS

3D technologies for integration of MEMS 3D technologies for integration of MEMS, Fraunhofer Institute for Electronic Nano Systems Folie 1 Outlook Introduction 3D Processes Process integration Characterization Sample Applications Conclusion Folie

More information

Via Filling: Challenges for the Chemistry in the Plating Process

Via Filling: Challenges for the Chemistry in the Plating Process Via Filling: Challenges for the Chemistry in the Plating Process Mike Palazzola Nina Dambrowsky and Stephen Kenny Atotech Deutschland GmbH, Germany Abstract Copper filling of laser drilled blind micro

More information

Quantum Dot applications in Fluorescence Imaging for Calibration and Molecular Imaging

Quantum Dot applications in Fluorescence Imaging for Calibration and Molecular Imaging Quantum Dot applications in Fluorescence Imaging for Calibration and Molecular Imaging Introduction In this application note, we will discuss the application of quantum dots in fluorescence imaging, both

More information

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the

More information

PROJECT PROPOSAL: OPTIMIZATION OF A TUNGSTEN CVD PROCESS

PROJECT PROPOSAL: OPTIMIZATION OF A TUNGSTEN CVD PROCESS PROJECT PROPOSAL: OPTIMIZATION OF A TUNGSTEN CVD PROCESS Heather Brown and Brian Hesse IEE 572 December 5, 2000 The tungsten chemical vapor deposition (WCVD) process has been used in the semiconductor

More information

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS MCC PMGI RESISTS OFFER Sub.25µm lift-off processing Film thicknesses from 5µm Choice of resin blends for optimal undercut control High thermal stability Superior adhesion to Si, NiFe, GaAs, InP

More information

DEVELOPMENT OF HIGH EFFICIENCY FLEXIBLE CdTe SOLAR CELLS

DEVELOPMENT OF HIGH EFFICIENCY FLEXIBLE CdTe SOLAR CELLS DEVELOPMENT OF HIGH EFFICIENCY FLEXIBLE CdTe SOLAR CELLS A.Romeo, M. Arnold, D.L. Bätzner, H. Zogg and A.N. Tiwari* Thin Films Physics Group, Laboratory for Solid State Physics, Swiss Federal Institute

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

[4163] T.E. (Mechanical) TURBO MACHINES (2008 Pattern) (Common to Mech. S/W) (Sem. - II)

[4163] T.E. (Mechanical) TURBO MACHINES (2008 Pattern) (Common to Mech. S/W) (Sem. - II) Total No. of Questions : 12] P1061 SEAT No. : [Total No. of Pages : 7 [4163] - 218 T.E. (Mechanical) TURBO MACHINES (2008 Pattern) (Common to Mech. S/W) (Sem. - II) Time : 3 Hours] [Max. Marks :100 Instructions

More information

TRANSIENT THERMAL ANALYSIS OF AN ANISOTROPIC CONDUCTIVE FILM PACKAGE ASSEMBLY PROCESS

TRANSIENT THERMAL ANALYSIS OF AN ANISOTROPIC CONDUCTIVE FILM PACKAGE ASSEMBLY PROCESS 9-th International Flotherm User Conference October 16-19, 2000 - Orlando, Florida TRANSIENT THERMAL ANALYSIS OF AN ANISOTROPIC CONDUCTIVE FILM PACKAGE ASSEMBLY PROCESS Victor Adrian Chiriac 1 and Tien-Yu

More information

Optimization of Ion and Electron Properties in IC Packaging Applications

Optimization of Ion and Electron Properties in IC Packaging Applications Optimization of Ion and Electron Properties in IC Packaging Applications Plasma surface-treatment techniques can improve wire bonding and eliminate substrate delamination. Christa Fairfield Nordson MARCH

More information

Laser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG

Laser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG 3D-Micromac AG Symposium on Smart Integrated Systems in Chemnitz 1 1 microdice - TLS-Dicing for separation of SiC 2 microprep - for high-throughput microstructure diagnostics 3 About 3D-Micromac AG 2 microdice

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

4. Thermal Oxidation. a) Equipment Atmospheric Furnace 4. Thermal Oxidation a) Equipment Atmospheric Furnace Oxidation requires precise control of: temperature, T ambient gas, G time spent at any given T & G, t Vito Logiudice 34 4. Thermal Oxidation b) Mechanism

More information

Measurements of junction vibration level differences of timber framed constructions

Measurements of junction vibration level differences of timber framed constructions Measurements of junction vibration level differences of timber framed constructions Anders HOMB 1 1 NTNU Trondheim. Norwegian University of Science and Technology ABSTRACT Flanking transmission of supporting

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER

THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER THE NEXT GENERATION OF GERMANIUM SUBSTRATES: EXPOGER Pieter Arickx (1), Rufi Kurstjens (1), Wim Geens (1), Kristof Dessein (1) (1) Umicore Electro-Optic Materials, Watertorenstraat 33 B2250 Olen (Belgium),

More information

Etching Mask Properties of Diamond-Like Carbon Films

Etching Mask Properties of Diamond-Like Carbon Films N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto

More information

Best-Reliable Ambient Intelligent Nanosensor Systems by Heterogeneous Integration

Best-Reliable Ambient Intelligent Nanosensor Systems by Heterogeneous Integration Best-Reliable Ambient Intelligent Nanosensor Systems by Heterogeneous Integration 3D Workshop ESREF 2012, Cagliari Italy Reinhard Pufall Infineon Technologies AG (page 1) Project Presentation Outline Project

More information

Author: Anthony Jones Presented by: Sarah Gibson

Author: Anthony Jones Presented by: Sarah Gibson Unique Industrial Hygiene Aspects in Gallium Arsenide Device Manufacturing Facilities Author: Anthony Jones Presented by: Sarah Gibson Outline Gallium arsenide overview Various operations IH issues MOCVD

More information

Microwave Plasma Processing

Microwave Plasma Processing Microwave Plasma Processing MUEGGE GMBH Hochstraße 4-6 64385 Reichelsheim Fon +49 (0) 6164-93 07 11 Fax +49 (0) 6164-93 07 93 info@muegge.de www.muegge.de Microwave Plasma Processing Microwave Plasma Technology:

More information

Alternative Approaches to 3-Dimensional Packaging and Interconnection

Alternative Approaches to 3-Dimensional Packaging and Interconnection Alternative Approaches to 3-Dimensional Packaging and Interconnection Joseph Fjelstad SiliconPipe, Inc. www.sipipe.com IC Packaging a Technology in Transition In the past, IC packaging has been considered

More information

AN INSTALLED TAPE AUTOMATED BONDING UNIT

AN INSTALLED TAPE AUTOMATED BONDING UNIT Electrocomponent Science and Technology 1980, Vol. 6, pp 159-163 0305-3091/80/0604-0159 $04.50/0 (C) 1980 Gordon and Breach Science Publishers, Inc. Printed in Great Britain AN INSTALLED TAPE AUTOMATED

More information

ROCTEC Composite Carbide ABRASIVE WATERJET NOZZLES

ROCTEC Composite Carbide ABRASIVE WATERJET NOZZLES ROCTEC Composite Carbide ABRASIVE WATERJET NOZZLES ROCTEC Composite Carbide Our exclusive ROCTEC line of abrasive waterjet nozzles is made from a patented carbide material and proprietary manufacturing

More information