Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide
|
|
- Arleen Carr
- 6 years ago
- Views:
Transcription
1 Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide Zhihe XIA,2, Lei LU,2,3, Jiapeng LI,2, Zhuoqun FENG,2, Sunbin DENG,2, Sisi WANG,2, Hoi-Sing KWOK,2,3 and Man WONG*,2 Department of Electronic and Computer Engineering, the Hong Kong University of Science and Technology, Hong Kong 2 State Key Laboratory on Advanced Displays and Optoelectronics and Technologies, the Hong Kong University of Science and Technology, Hong Kong 3 Jockey Club Institute for Advanced Study, the Hong Kong University of Science and Technology, Hong Kong Abstract The elevated-metal metal-oxide (EMMO) thin-film transistor (TFT) architecture is based on the distinct effects of oxidizing thermal annealing on the properties of metal-oxide semiconductors under covers of different gas-permeability. EMMO TFTs based on indium-tin-zinc oxide as channel material are fabricated and characterized. Good performance metrics are obtained: a relatively higher field-effect mobility of 23.2±0.8 cm 2 /Vs, a width-normalized offstate current of at most A/µm, and robust stability against gate-bias stress. based on TC and 2TC designs based on λ = µm and W/L =, where W is the channel width.. Introduction Due to their relatively higher field-effect mobility (μfe) and process compatibility with that of the conventional amorphous silicon thin-film transistors (TFTs), metaloxide (MO) TFTs have recently emerged as promising candidates for the construction of active-matrix liquidcrystal displays (AMLCDs) and active-matrix organic light-emitting diode (AMOLED) displays,2. Based on the distinct effects of oxidizing thermal annealing on the properties of MO semiconducting thin films under covers of different gas-permeability, the elevated-metal metal-oxide (EMMO) TFT architecture with various MO semiconductors as active channel materials has been proposed 3 5. The EMMO architecture (Fig. a) offers channel protection during the definition of the source/drain (S/D) electrodes and the small device foot-print as in the respective conventional etch-stop (ES) and backchannel-etched (BCE) TFT architectures. Compared with the ES architecture (Fig. b), reductions of the minimum channel length (L) from 3λ to λ and the minimum gate length from 5λ to 3λ are possible with the EMMO architecture, where λ is the minimum lithography feature size. This leads to an obvious advantage for the realization of higher resolution displays. Shown in Figure 2 are the dependence of the aperture ratio on pixel density for EMMO and ES TFTs Figure. The cross-sectional schematics of (a) an EMMO and (b) an ES TFT. Figure 2. The aperture ratio versus the pixel density for backplanes based on ES and EMMO TFTs with W-to-
2 L ratio of and a design-rule of µm. As TFTs with a μfe of at least 6 cm 2 /Vs are needed to realize an 8k 4k AMOLED display driven at 20Hz 6, amorphous indium-tin-zinc oxide (ITZO) is a promising material to realize high resolution and high frame-rate displays because of its higher μfe >20 cm 2 /Vs 7,8. This is higher than the typical ~0 cm 2 /Vs offered by IGZO TFTs. Presently reported is the fabrication and characterization of EMMO TFTs with ITZO as the channel material. The resulting TFT exhibits good performance metrics: a relatively higher μfe of 23.2±0.8 cm 2 /Vs, an on/off current ratio over 0 0, a pseudo subthreshold slope (SS) of 65±5 mv/decade, a W-normalized off-state current of at most A/µm, and robust stability against gate-bias stress. 2. Experimental The fabrication of an EMMO TFT started with the sputter deposition and patterning of 20 nm-thick molybdenum (Mo) gate electrode (Fig. 3a) on an oxidized n-type silicon substrate. The gate dielectric consisted of 50-nm thick silicon nitride (SiNx) under 75- nm thick silicon oxide (SiOy), both formed at 300 C in a plasma-enhanced chemical vapor deposition (PECVD) system. (a) (b) (c) Metal Oxide Gate Dielectric Passivation Etch-stop Layer Metal Oxide Gate Dielectric layer and contact hole opening. (d) Completed the EMMO TFTs. A 30 nm-thick ITZO active layer was subsequently deposited at room temperature by co-sputtering of ZnO and ITZO in a radio-frequency magnetron sputtering machine at a process pressure of 3 mtorr in a mixed atmosphere of oxygen (O2) and argon. The molar ratio of the ITZO target was In2O3:SnO2:ZnO = 35:35:30 and the base pressure was ~ Torr. The active layer was patterned using /2000 molar aqueous hydrofluoric acid solution (Fig. 3b), before a 300 nmthick SiOy passivation layer was deposited in the same PECVD system. Following a thermal treatment at 300 C for 2 hrs in an O2 atmosphere, contact holes (Fig. 3c) were opened in an inductively coupled plasma etcher running a sulfur hexafluoride chemistry. The S/D electrodes were made of sputtered and patterned stacks of 300-nm thick aluminum (Al) on 50-nm thick Mo. The overlap (Fig. 3d) between each end of the gate electrode and the corresponding S/D electrode was 4 μm. Finally, conductive S/D regions were formed using a thermal treatment at 400 C in O2 for 4 hrs. The TFTs were electrically characterized at room temperature using an Agilent 456C Semiconductor Parameter Analyzer. 3. Results and Discussion Shown in Figure 4 is the transfer curves of EMMO ITZO TFT before and after the 400 C thermal annealing process. Since there is no overlap between the metal S/D contacts and the bottom gate electrode (Fig. 3d), the on-current of the EMMO ITZO TFT before the thermal annealing process is limited by the highly resistive and un-gated active regions. (d) Source Metal L Metal Passivation Etch-stop Layer MO n + Gate Dielectric n + Drain Figure 3. The cross-sectional fabrication process flow of the EMMO TFTs. (a) Gate electrode formation. (b) Active channel Patterning. (c) Passivation etch-stop
3 voltage (Vg) transfer characteristics of EMMO TFTs with different L but the same W of 00 µm at Vd of 5V. A µfe ( Lgm/WCiVd) of 23.2±0.8 cm 2 /Vs was extracted from the maximum trans-conductance (gm) at the low Vd of 0.5 V, where Ci is the gate capacitance per unit area. An SS of 65±5 mv/decade was extracted from the minimum value of logid/ Vg when Vg is larger than the turn-on voltage Von ( Vg to induce an Id of L/W 0 na at Vd=5 V) of.2 V. The off-state current is limited by the noise level of ~5 0-4 A of the Analyzer. Consequently for a TFT with W/L = 20, an on/off current ratio of no smaller than 0 0 was estimated. Annealing Time On current (A) Off Current (A) V on (V) 0 hours.37e-7 5.3E hours.04e-4.3e hours.04e-4.34e Figure 4. The transfer curves of EMMO ITZO TFT with and without the thermal annealing process. After the annealing, donor-defects are formed in ITZO underneath the impermeable S/D electrodes 9,0. This results in the formation of the conductive S/D regions (highlighted in red in the device cross-section shown in Fig. 3d), leading to significantly improved oncurrent summarized in Table.. Though the S/D activation process could be achieved with 2 hours of annealing, the turn-on voltage is more positive for a TFT subjected to a 4-hr annealing process, due to the more complete oxidation of the active channel region. Figure 5. The transfer characteristics of EMMO ITZO TFTs via different L with the same W = 00 µm at Vd =5 V. Shown in Figure 6 are the transfer characteristics with different Vd of a TFT with a large W/L of 0 5 µm /0 µm. The device, the layout of which is shown in the Inset, was fabricated for a more accurate estimation of the off-state leakage current as the large W to L ratio could amplify the off-state current. From the noiselimited off-state current of ~ A, a W- normalized off-state current of no larger than A/μm was estimated. Hysteresis was negligible, as illustrated by the excellent overlap of the transfer characteristics resulting from both forward and reverse Vg sweeps. Table. the electronic parameters of EMMO ITZO TFTs with different annealing conditions. (Vd=5V) Shown in Figure 5 are the drain current (Id) vs. gate
4 Figure 6. The transfer characteristics of a wide EMMO ITZO TFT with W of 0 5 µm. Shown in the Inset is the part of layout of the large W/L device. The gate bias stress-induced instability of the EMMO TFTs at different temperature were characterized, with respective Vg of (Von + 20) V and (Von 20) V for positive and the negative bias stress (P/NBS). At room temperature, the evolution of the respective transfer characteristics with the stress time is shown in Figures 7a and 7b. Shifts in Von of ~ 0.5V for PBS and ~+0.5V for NBS were obtained after 0 4 s of stress. These are considered negligible as they are equal in magnitude to the Vg step of 0.5V used during the measurement. Positive and negative gate-bias temperature stress (PBTS/NBTS) were also carried out at 60 C. Shifts in Von of ~.8V for PBTS and ~+0.6V for NBTS were obtained after 0 4 s of stress, as shown in Figures 7c and 7d. Figure 7. The time evolution of the transfer characteristics of EMMO ITZO TFTs subjected to (a) PBS and (b) NBS with Vg of Von±20 V and (c) PBTS and (d) NBTS with Vg of Von±20 V at temperature of Conclusion EMMO TFTs with ITZO as the channel material have been realized and characterized. Good performance metrics were obtained: such as transfer characteristics free of hysteresis, high on/off current ratio and a low width-normalized off-state leakage current of no more than A/μm. Stability against gate-bias stress has also been demonstrated. Reference K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M.
5 Hirano, and H. Hosono, Nature 432, 488 (2004). 2 E. Fortunato, P. Barquinha, and R. Martins, Adv. Mater. 24, 2945 (202). 3 L. Lu, J. Li, Z.Q. Feng, H.-S. Kwok, and M. Wong, IEEE Electron Device Lett. 37, 728 (206). 4 Z. Xia, L. Lu, J. Li, Z. Feng, S. Deng, S. Wang, H.S. Kwok, and M. Wong, IEEE Electron Device Lett. 38, 894 (207). 5 L. Lu, J. Li, H.S. Kwok, and M. Wong, Tech. Dig. - Int. Electron Devices Meet. IEDM (207). 6 T. Arai, J. Soc. Inf. Disp. 20, 56 (202). 7 T. Arai and T. Sasaoka, SID Symp. Dig. Tech. Pap. 42, 70 (20). 8 T. Sun, L. Shi, C. Su, W. Li, X. Lv, H. Zhang, Y. Meng, W. Shi, S. Ge, C. Tseng, Y. Wang, and C. Lo, 766 (205). 9 L. Lu and M. Wong, IEEE Trans. Electron Devices 62, 574 (205). 0 L. Lu and M. Wong, IEEE Trans. Electron Devices 6, 077 (204). K. Kato, Y. Shionoiri, Y. Sekine, K. Furutani, T. Hatano, T. Aoki, M. Sasaki, H. Tomatsu, J. Koyama, and S. Yamazaki, Jpn. J. Appl. Phys. 5, 220 (202).
Study on the hydrogenated ZnO-based thin film transistors
Final Report Study on the hydrogenated ZnO-based thin film transistors To Dr. Gregg Jessen Asian Office of Aerospace Research & Development April 30th, 2011 Jae-Hyung Jang School of Information and Communications
More informationLow contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode
Low contact resistance a-igzo TFT based on Copper-Molybdenum Source/Drain electrode Shi-Ben Hu 1,Hong-Long Ning 1,2, Feng Zhu 1,Rui-QiangTao 1,Xian-Zhe Liu 1, Yong Zeng 1, Ri-Hui Yao 1, Lei Wang 1, Lin-Feng
More informationTHERE is considerable interest in adapting amorphous
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 4, APRIL 2014 1109 Electrical Instability of Double-Gate a-igzo TFTs With Metal Source/Drain Recessed Electrodes Gwanghyeon Baek, Linsen Bie, Katsumi
More informationInfluence of Plasma Treatment to the Performance of Amorphous IGZO based Flexible Thin Film Transistors
Article Influence of Plasma Treatment to the Performance of Amorphous IGZO based Flexible Thin Film Transistors Long-long Chen, Xiang Sun, Ji-feng Shi, Xi-feng Li *, Xing-wei Ding and Jian-hua Zhang *
More informationEffect of Post-Deposition Treatment on Characteristics of P-channel SnO
Effect of Post-Deposition Treatment on Characteristics of P-channel SnO Thin-Film Transistors 1 Byeong-Jun Song, 2 Ho-Nyeon Lee 1, First Author Department of Electric & Robotics Engineering, Soonchunhyang
More informationINDIUM GALLIUM ZINC oxide (IGZO) is a popular
574 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 2, FEBRUARY 2015 A Bottom-Gate Indium-Gallium-Zinc Oxide Thin-Film Transistor With an Inherent Etch-Stop and Annealing-Induced Source and Drain Regions
More informationMicroelectronics Reliability
Microelectronics Reliability 52 (2012) 2215 2219 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Threshold voltage shift
More informationYung-Hui Yeh, and Bo-Cheng Kung Display Technology Center (DTC), Industrial Technology Research Institute, Hsinchu 310, Taiwan
Amorphous In 2 O 3 -Ga 2 O 3 -ZnO Thin Film Transistors and Integrated Circuits on Flexible and Colorless Polyimide Substrates Hsing-Hung Hsieh, and Chung-Chih Wu* Graduate Institute of Electronics Engineering,
More informationSputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays
ELECTRONICS Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays Miki MIYANAGA*, Kenichi WATATANI, and Hideaki AWATA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationAmorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass
Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,
More informationEffect of Ti/Cu Source/Drain on an Amorphous IGZO TFT Employing SiNx Passivation for Low Data-Line Resistance
Effect of Ti/Cu Source/Drain on an Amorphous IGZO TFT Employing SiNx Passivation for Low Data-Line Resistance Young Wook Lee, Sun-Jae Kim, Soo-Yeon Lee, Woo-Geun Lee, Kap-Soo Yoon, Jae-Woo Park, Jang-Yeon
More information1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts
Direct contacts between aluminum alloys and thin film transistors (TFTs) contact layers were studied. An Al-Ni alloy was found to be contacted directly with an indium tin oxide (ITO) layer successfully
More informationThe Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer
www.nature.com/scientificreports Received: 27 February 2017 Accepted: 24 August 2017 Published: xx xx xxxx OPEN The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization
More informationSilicon germanium photo-blocking layers for a-igzo based industrial display
www.nature.com/scientificreports Received: 8 June 2018 Accepted: 23 October 2018 Published: xx xx xxxx OPEN Silicon germanium photo-blocking layers for a-igzo based industrial display Su Hyoung Kang 1,
More informationA Self-Aligned a-igzo Thin-Film Transistor Using a New Two-Photo-Mask Process with a Continuous Etching Scheme
Materials 2014, 7, 5761-5768; doi:10.3390/ma7085761 Article OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials A Self-Aligned a-igzo Thin-Film Transistor Using a New Two-Photo-Mask Process
More informationLecture 7 Metal Oxide Semiconductors
Lecture 7 Metal Oxide Semiconductors 1/73 Announcements Homework 1/4: I will return it next Tuesday (October 16 th ). Homework 2/4: Will be online on later today. Due Thursday October 18 th at the start
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationA Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process
Chapter 3 A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process 3.1 Introduction Low-temperature poly-si (LTPS) TFTs
More informationOXIDE SEMICONDUCTOR thin-film transistors (TFTs)
JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY 2012 35 Effect of Self-Assembled Monolayer (SAM) on the Oxide Semiconductor Thin Film Transistor Seung-Hwan Cho, Yong-Uk Lee, Jeong-Soo Lee, Kang-Moon
More information行政院國家科學委員會補助專題研究計畫成果報告
NSC89-2215-E-009-104 89 08 01 90 07 31 Fabrication and Characterization of Low-Temperature Polysilicon Thin Film Transistors with Novel Self-Aligned Sub-Gate Structures NSC89-2215-E009-104 (FID) self-aligned
More informationVacuum, Ar, and O 2 annealing effects on bandgap-tunable semiconducting amorphous Cd Ga O thinfilms
Full paper Vacuum, Ar, and O 2 annealing effects on bandgap-tunable semiconducting amorphous Cd Ga O thinfilms Chiyuki SATO *, Yota KIMURA * and Hiroshi YANAGI *, **,³ *Interdisciplinary Graduate School
More informationKEYWORDS: MOSFET, reverse short-channel effect, transient enhanced diffusion, arsenic, phosphorus, source, drain, ion implantation
Jpn. J. Appl. Phys. Vol. 42 (2003) pp. 2654 2659 Part 1, No. 5A, May 2003 #2003 The Japan Society of Applied Physics -Assisted Low-Energy Arsenic Implantation Technology for N-Channel Metal Oxide Semiconductor
More informationHighly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma
Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma Jam-Wem Lee 1, Yiming Li 1,2, and S. M. Sze 1,3 1 Department of Nano Device Technology, National Nano Device Laboratories, Hsinchu,
More informationCharacteristic Evaluation of Complementary Inverter using Amorphous Oxide TFT and Polymer Organic TFT
Characteristic Evaluation of Complementary Inverter using Amorphous Oxide TFT and Polymer Organic TFT Takashi Nakanishi 1, Mariko Sakemi 1, Tomoya Okumura 1, Yuki Ueda 1, Mutsumi Kimura 1, Kenji Nomura
More informationTHE ADVANTAGES of metal oxide-based thin-film transistors
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 2, FEBRUARY 2012 393 Zinc-Oxide Thin-Film Transistor With Self-Aligned Source/Drain Regions Doped With Implanted Boron for Enhanced Thermal Stability
More informationSchottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers
Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Yoshihisa Ohishi 1, Kohei Noguchi 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kazuo Tsutsui 2, Nobuyuki Sugii
More informationEncapsulation of Indium-Gallium-Zinc Oxide Thin Film Transistors
Encapsulation of Indium-Gallium-Zinc Oxide Thin Film Transistors Encapsulation Layer Al gate Source IGZO Gate Drain Si JULIA OKVATH HIRSCHMAN RESEARCH GROUP @ RIT MAY 9, 2017 Outline Brief Introduction
More informationChannel Protection Layer Effect on the Performance of Oxide TFTs
Channel Protection Layer Effect on the Performance of Oxide TFTs Sang-Hee Ko Park, Doo-Hee Cho, Chi-Sun Hwang, Shinhyuk Yang, Min Ki Ryu, Chun-Won Byun, Sung Min Yoon, Woo-Seok Cheong, Kyoung Ik Cho, and
More informationFabrication of a Uniform Low Temperature Poly-Si TFT Array by Optimized Field Aided Lateral Crystallization
Fabrication of a Uniform Low Temperature Poly-Si TFT Array by Optimized Field Aided Lateral Crystallization Jae Hoon Jung, Kwang Jin Lee, Duck Kyun Choi, Ji Hoon Shin, Jung Sun You and Young Bae Kim J.
More informationTeflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability of Oxide TFTs Fabricated Using a New Two-Photomask Self-Alignment Process
Materials 2015, 8, 1704-1713; doi:10.3390/ma8041704 Article OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials Teflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability
More informationLow temperature amorphous and nanocrystalline silicon thin film transistors. deposited by Hot-Wire CVD on glass substrate
Low temperature amorphous and nanocrystalline silicon thin film transistors deposited by Hot-Wire CVD on glass substrate M. Fonrodona 1, D. Soler 1, J. Escarré 1, F. Villar 1, J. Bertomeu 1 and J. Andreu
More informationEnhancement of a-igzo TFT Device Performance Using a Clean Interface Process via Etch-Stopper Nano-layers
Chung et al. Nanoscale Research Letters (2018) 13:164 https://doi.org/10.1186/s11671-018-2571-9 NANO EXPRESS Enhancement of a-igzo TFT Device Performance Using a Clean Interface Process via Etch-Stopper
More information2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization
2-inch polycrystalline silicon thin film transistor array using field aided lateral crystallization JAE HOON JUNG, MYEONG HO KIM, YOUNG BAE KIM a, DUCK-KYUN CHOI, Division of Materials Science and Engineering,
More informationLOW-TEMPERATURE polycrystalline silicon (LTPS)
1410 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 5, MAY 2014 Study of the Characteristics of Solid Phase Crystallized Bridged-Grain Poly-Si TFTs Wei Zhou, Shuyun Zhao, Rongsheng Chen, Meng Zhang,
More informationOrgin of Subgap Features in Transparent Amorphous Oxide Semiconductors
Alpenglow: Binghamton University Undergraduate Journal of Research and Creative Activity Volume 1 Issue 1 Article 6 April 2015 Orgin of Subgap Features in Transparent Amorphous Oxide Semiconductors Zachary
More information566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting
Vol 14 No 3, March 2005 cfl 2005 Chin. Phys. Soc. 1009-1963/2005/14(03)/0565-06 Chinese Physics and IOP Publishing Ltd Effect of the technology of implanting nitrogen into buried oxide on the radiation
More informationAMORPHOUS oxide semiconductor (AOS) thin-film
2900 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 9, SEPTEMBER 2015 Reliability of Crystalline Indium Gallium Zinc-Oxide Thin-Film Transistors Under Bias Stress With Light Illumination Kyung Park,
More informationResponse surface optimization for high-performance solid-phase crystallized silicon-germanium thin film transistors
Response surface optimization for high-performance solid-phase crystallized silicon-germanium thin film transistors Vivek Subramanian a, Krishna Saraswat a, Howard Hovagimian b, and John Mehlhaff b a Electrical
More informationSummary and Scope for further study
Chapter 6 Summary and Scope for further study 6.1 Summary of the present study Transparent electronics is an emerging science and technology field concentrated on fabricating invisible electronic circuits
More informationFabrication and Analysis of Carbon Doped Hydrogenated Amorphous Silicon Thin Film Transistors
Microelectronics and Solid State Electronics 2016, 5(1): 14-18 DOI: 10.5923/j.msse.20160501.03 Fabrication and Analysis of Carbon Doped Hydrogenated Amorphous Silicon Thin Film Transistors T. K. Subramanyam,
More informationSimulation study on the active layer thickness and the interface of a-igzo-tft with double active layers
Front. Optoelectron. 2015, 8(4): 445 450 DOI 10.1007/s12200-014-0451-1 RESEARCH ARTICLE Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Xiaoyue
More informationHanna, Amir; Hussain, Aftab M.; Omran, Hesham; Alshareef, Sarah; Salama, Khaled N.; Hussain, Muhammad Mustafa. IEEE Electron Device Letters
Amorphous Zinc Oxide Integrated Wavy Channel Thin Film Transistor Based High Performance Digital Circuits Item Type Article Authors Hanna, Amir; Hussain, Aftab M.; Omran, Hesham; Alshareef, Sarah; Salama,
More informationPolycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 12, DECEMBER 2002 2217 Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods H. Watakabe and T. Sameshima Abstract Fabrication
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Joshua R. Motley for the degree of Master of Science in Chemical Engineering presented on May 27, 2016. Title: Application of Self-Assembled Monolayers to InGaZnO Thin Film
More informationLow-Temperature Sintering of In-Plane Self-Assembled ZnO Nanorods for Solution-Processed High-Performance Thin Film Transistors
18831 2007, 111, 18831-18835 Published on Web 12/04/2007 Low-Temperature Sintering of In-Plane Self-Assembled ZnO Nanorods for Solution-Processed High-Performance Thin Film Transistors Baoquan Sun,*, Rebecca
More informationCrystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi
Crystalline Silicon Solar Cells With Two Different Metals Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi Tokyo University of Agriculture and Technology, 2-24-16 Naka-cho, Koganei, Tokyo 184-8588,
More informationKochi University of Technology Aca Study on density of states in In- Title a) semiconductors and defect pass s for highly reliable thin-film t Author(s) JIANG, Jingxin Citation 高知工科大学, 博士論文. Date of 2015-03
More informationIntegrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4, APRIL 2001 707 Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer Kiran Pangal, Member, IEEE, James
More informationInvestigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 12-23-2017 Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs Prashant Ganesh pxg2603@rit.edu
More informationLOW-TEMPERATURE poly-si (LTPS) thin-film transistors
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 1, JANUARY 2004 63 Performance and Reliability of Low-Temperature Polysilicon TFT With a Novel Stack Gate Dielectric and Stack Optimization Using PECVD
More informationWHILE most active matrix liquid crystal displays (LCDs)
JOURNAL OF DISPLAY TECHNOLOGY, VOL. 2, NO. 3, SEPTEMBER 2006 265 Polycrystalline Silicon Films and Thin-Film Transistors Using Solution-Based Metal-Induced Crystallization Zhiguo Meng, Shuyun Zhao, Chunya
More informationPolycrystalline Silicon Produced by Joule-Heating Induced Crystallization
Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech
More informationTransparent thin-film transistors with zinc indium oxide channel layer
JOURNAL OF APPLIED PHYSICS 97, 064505 2005 Transparent thin-film transistors with zinc indium oxide channel layer N. L. Dehuff, E. S. Kettenring, D. Hong, H. Q. Chiang, a and J. F. Wager School of Electrical
More informationField effect transistor sensors for liquid media
Field effect transistor sensors for liquid media Water micropollutants: from detection to removal November 26-28, 2018 Orléans 1 OUTLINE Some liquid sensors Dual Gate FET Examples Process of Dual Gate
More information1. Introduction. 2. Experiments. Paper
Paper Novel Method of Improving Electrical Properties of Thin PECVD Oxide Films by Fluorination of Silicon Surface Region by RIE in RF CF 4 Plasma Małgorzata Kalisz, Grzegorz Głuszko, and Romuald B. Beck
More informationtion band derived electrons. Achieving high performance p-type oxide TFTswilldefinitelypromoteaneweraforelectronicsinrigidandflexible substrate away
Preface Thin film transistor (TFT) is a combination of thin films necessary to create the function of a transistor. It consists of a thin film of a semiconducting material which forms the conducting channel
More informationAtomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water
Atomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water Shiyang Zhu and Anri Nakajima Reserach Center for Nanodevices and Systems, Hiroshima University, 1-4-2
More informationA Comparison of Processes and Challenges Between Organic, a-si:h, and Oxide TFTs for Active Matrix Backplanes on Plastic
A Comparison of Processes and Challenges Between Organic, :H, and Oxide TFTs for Active Matrix Backplanes on Plastic Alejandro de la Fuente Vornbrock, Marcia Almanza-Workman, Fraser Dickin, Richard E.
More informationThin-Film Transistors in Polycrystalline Silicon by Blanket and Local Source/Drain Hydrogen Plasma-Seeded Crystallization
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 8, AUGUST 2000 1599 Thin-Film Transistors in Polycrystalline Silicon by Blanket and Local Source/Drain Hydrogen Plasma-Seeded Crystallization Kiran Pangal,
More informationEffect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors
Indian Journal of Pure & Applied Physics Vol. 42, July 2004, pp 528-532 Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors Navneet Gupta* & B P Tyagi**
More informationPrintable Ultrathin Metal Oxide Semiconductor-Based Conformal Biosensors
Supplementary Information for Printable Ultrathin Metal Oxide Semiconductor-Based Conformal Biosensors You Seung Rim, *,1,2,# Sang-Hoon Bae, 1,2,# Huajun Chen, 1,2 Jonathan L. Yang, 1,3 Jaemyung Kim, 1,4
More informationIncorporation of High-k HfO2 Thin Films in a- IGZO Thin Film Transistor Devices
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Masters Theses Graduate School 12-2015 Incorporation of High-k HfO2 Thin Films in a- IGZO Thin Film Transistor Devices
More informationMOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY
Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming
More informationNew Application for Indium Gallium Zinc Oxide thin film transistors: A fully integrated Active Matrix Electrowetting Microfluidic Platform
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Doctoral Dissertations Graduate School 5-2013 New Application for Indium Gallium Zinc Oxide thin film transistors: A fully
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationEffect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*
International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of
More informationThin-Film Transistor Fabricated on the SrTiO 3 Epitaxial Film Annealed in an Oxygen Atmosphere
Proceedings of 6th Thin Film Materials & Devices Meeting November 2-3, 2009, Kyoto, Japan http://www.tfmd.jp/ Thin-Film Transistor Fabricated on the SrTiO 3 Epitaxial Film Annealed in an Oxygen Atmosphere
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationFully Transparent Thin-Film Transistors Based on Aligned Carbon Nanotube Arrays and Indium Tin Oxide Electrodes
Fully Transparent Thin-Film Transistors Based on Aligned Carbon Nanotube Arrays and Indium Tin Oxide Electrodes By Sunkook Kim, Sanghyun Ju, Ju Hee Back, Yi Xuan, Peide D. Ye, Moonsub Shim, David B. Janes,*
More informationThe Impact of Capping on the Mobility and Thermal Stability of Organic Thin Film Transistors
Mater. Res. Soc. Symp. Proc. Vol. 965 2007 Materials Research Society 0965-S06-13 The Impact of Capping on the Mobility and Thermal Stability of Organic Thin Film Transistors Stephan Meyer 1, Stefan Sellner
More informationSupporting Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2018 Supporting Information High performance electronic devices based on nanofibers via crosslinking
More informationFocused helium-ion beam irradiation effects on electrical transport
Supporting Information Focused helium-ion beam irradiation effects on electrical transport properties of few-layer WSe2: enabling nanoscale direct write homojunctions Michael G. Stanford 1, Pushpa Raj
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationField-Effect Transistor with Deposited Graphite Thin Film. Research Institute of Electronics, Shizuoka University, Johoku, Naka-ku, Hamamatsu
Field-Effect Transistor with Deposited Graphite Thin Film Hiroshi Inokawa *, Masao Nagase 1, Shigeru Hirono 2, Touichiro Goto 1, Hiroshi Yamaguchi 1, and Keiichi Torimitsu 1 Research Institute of Electronics,
More informationEffect of Hydrogen Treatment on Electrical Properties of Hafnium Oxide for Gate Dielectric Application
JURNAL F SEMINDUTR TEHNLGY AND SIENE, VL.1, N. 2, JUNE, 2001 95 Effect of Hydrogen Treatment on Electrical Properties of Hafnium xide for Gate Dielectric Application Kyu-Jeong hoi, Woong-hul Shin, and
More informationInterface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT
ECS-PRiME 2012, Hawaii Interface Properties of MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT K. Tuokedaerhan a, R. Tan c, K. Kakushima b, P. Ahmet a,y. Kataoka b, A. Nishiyama b, N.
More informationChang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:
10.1149/1.3700903 The Electrochemical Society Impact of High-κ TaO x Thickness on the Switching Mechanism of Resistive Memory Device Using IrO x /TaO x /WO x /W Structure A. Prakash a, S. Maikap a,*, W.
More informationElectrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel
2014.08.18 final examination Electrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel Department of Electronics and Applied Physics Iwai/Kakushima
More informationCharacterization and control of defect states of polycrystalline silicon thin film transistor fabricated by laser crystallization
Journal of Non-Crystalline Solids 299 302 (2002) 1321 1325 www.elsevier.com/locate/jnoncrysol Characterization and control of defect states of polycrystalline silicon thin film transistor fabricated by
More informationRECENTLY, p poly-si was recommended as the gate
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 45, NO. 8, AUGUST 1998 1737 Argon Ion-Implantation on Polysilicon or Amorphous-Silicon for Boron Penetration Suppression in p pmosfet Lurng Shehng Lee and Chung
More informationSupporting Information for: Bendable Inorganic Thin-Film Battery for Fully Flexible Electronic Systems
Supporting Information for: Bendable Inorganic Thin-Film Battery for Fully Flexible Electronic Systems By Min Koo, Kwi-Il Park, Seung Hyun Lee, Minwon Suh, Duk Young Jeon, Jang Wook Choi, Kisuk Kang, and
More informationCrystallization of Continuing Wave Laser Applications for Low-Temperature Polycrystalline Thin Film Transistors
Chapter 4 Crystallization of Continuing Wave Laser Applications for Low-Temperature Polycrystalline Thin Film Transistors 4.1 Introduction Low temperature poly-silicon TFTs fabricated by excimer laser
More informationFully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable
More informationActivation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C
Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon
More informationFairchild Semiconductor Application Note June 1983 Revised March 2003
Fairchild Semiconductor Application Note June 1983 Revised March 2003 High-Speed CMOS (MM74HC) Processing The MM74HC logic family achieves its high speed by utilizing microcmos Technology. This is a 3.5
More informationLight Emission Analysis of Trench Gate Oxides of Power Devices
Special Issue Recent R&D Activities of Power Devices for Hybrid ElectricVehicles 17 Research Report Light Emission Analysis of Trench Gate Oxides of Power Devices Masanori Usui, Takahide Sugiyama, Masayasu
More informationBias Stress Effects in Low Temperature Amorphous Hf-In-ZnO TFTs Using RF-sputtering HfO2 as High-k Gate Dielectric.
Bias Stress Effects in Low Temperature Amorphous Hf-In-ZnO TFTs Using RF-sputtering HfO2. C.A. Pons-Flores 1, I. Hernández 1, I. Garduno 1, I. Mejía 2, M. Estrada 1 1 Sección de Electrónica del Estado
More information0HE, United Kingdom. United Kingdom , Japan
Tel. No.: 81-45-924-5357 Fax No.: 81-45-924-5339 e-mail: tkamiya@msl.titech.ac.jp Effects of Oxidation and Annealing Temperature on Grain Boundary Properties in Polycrystalline Silicon Probed Using Nanometre-Scale
More informationDISTRIBUTION A: Distribution approved for public release.
AFRL-AFOSR-JP-TR-2016-0095 Electro Spray Method for Flexible Display Yukiharu Uraoka NARA INSTITUTE OF SCIENCE AND TECHNOLOGY 11/26/2016 Final Report DISTRIBUTION A: Distribution approved for public release.
More informationThin-film transistors fabricated using sputter deposition of zno
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 3-7-2013 Thin-film transistors fabricated using sputter deposition of zno Nan Xiao Follow this and additional
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationBehavior of the parameters of microcrystalline silicon TFTs under mechanical strain. S. Janfaoui*, C. Simon, N. Coulon, T.
Author manuscript, published in "Solid-State Electronics 93 (2014) 1-7" DOI : 10.1016/j.sse.2013.12.001 Behavior of the parameters of microcrystalline silicon TFTs under mechanical strain S. Janfaoui*,
More informationHigh Mobility Flexible Amorphous IGZO Thin-Film Transistors with a Low Thermal Budget Ultra-Violet Pulsed Light Process.
High Mobility Flexible Amorphous IGZO Thin-Film Transistors with a Low Thermal Budget Ultra-Violet Pulsed Light Process. M. Benwadih 1*, R. Coppard 1, K. Bonrad 2, A. Klyszcz 2, D. Vuillaume 3 1 : Univ.
More informationEtching Mask Properties of Diamond-Like Carbon Films
N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto
More informationEXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,
More informationThe Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer
Mol. Cryst. Liq. Cryst., Vol. 476, pp. 157=[403] 163=[409], 2007 Copyright # Taylor & Francis Group, LLC ISSN: 1542-1406 print=1563-5287 online DOI: 10.1080/15421400701735673 The Effect of Interfacial
More informationAchieving High Field-Effect Mobility in Amorphous Indium- Gallium-Zinc Oxide by Capping a Strong Reduction Layer
www.materialsviews.com www.advmat.de Achieving High Field-Effect Mobility in Amorphous Indium- Gallium-Zinc Oxide by Capping a Strong Reduction Layer Hsiao-Wen Zan, * Chun-Cheng Yeh, Hsin-Fei Meng, Chuang-Chuang
More informationMaterials Characterization
Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived
More informationEE 143 CMOS Process Flow
EE 143 CMOS rocess Flow CT 84 D D G Sub G Sub S S G D S G D S + + + + - MOS Substrate Well - MOS Substrate EE 143 CMOS rocess Flow CT 85 hotoresist Si 3 4 SiO 2 Substrate selection: moderately high resistivity,
More information