Integrated Design System Workshop Challenges for CAD Departments in providing Integrated Design Systems

Size: px

Start display at page:

Download "Integrated Design System Workshop Challenges for CAD Departments in providing Integrated Design Systems"

Abraham Webster
6 years ago
Views:

1 Integrated Design System Workshop Challenges for CAD Departments in providing Integrated Design Systems Director EDA Alliance Management Base Technologies & Services Communication Solutions Infineon Technologies Page 1

2 Outline! Integrated Design System What is it Who develops it How is it being done! Cost of Integration! Technical Challenges! What is expected from EDA Industry moving forward! Summary and Conclusion Page 2

3 Integrated Design System System-Level Implementation (incl. RTL-Generation) Functional Verification Chip and Package Codesign AMS- Implementation IP/ Reuse RTL2GDS Implementation Test GDS to Mask Page 3 Libraries Design System Platform (kernel-based) Design Data

4 CAD Organizations within EDA Customers! Every IDM, Fabless Semi, System House owns CAD groups! Internal CAD groups are the System Integrators in an otherwise flat EDA marketplace Integrating various best-in-class tools into one integrated design system forming design flows to be used by design teams! Main focus for these CAD groups Fixing dataflow and interoperability issues (still) Establish correlation and convergence between different tools and their inherent timing algorithms to achieve rapid design closure with few ECOs Develop required accurate models Page 4 Establish application specific methodologies, use models and scripting for design flows

5 Cost of Integrated Design System Development! Significant expenditure by EDA customers for integration of EDA tools into an integrated design system $2 for every $1 spent on EDA tool (Si EDA Cost of Ownership Study) Breakdown is unclear, assume 1:1 for argumentation! Mostly headcount related expenditure! $3B EDA license business p.a. " $3B additional, internal spending in IC industry With $150k per headcount " CAD engineers worldwide! Compare this with the number of EDA R&D engineers EDAC reports employees (Q1 2006) Page 5 Ca. 50% = within EDA companies worldwide (own estimate)

6 Correlation and Convergence Technical Challenges Page 6! Today multiple tools with different (heuristic) algorithms for timing, power, other criteria used during design implementation and validation! High efforts to establish correlation and convergence between different tools as well as silicon measurements to ensure rapid design closure within known and acceptable accuracy boundaries! Accurate models to reflect silicon performance are required, interpretation of models by EDA tools must be consistent Multiple formats currently in development: CCS, ECSM, Liberty, OMC! Need to work with competing vendors to improve correlation and convergence! Problem is on their side! This is an increasing effort moving below 90nm! To solve or avoid this effectively, implementing a design flow has to be done differently than before

7 Integrated Design System (not so distant) Future System-Level Implementation (incl. RTL-Generation) Functional Verification Chip and Package Codesign AMS- Implementation IP/ Reuse RTL2GDS Implementation Test GDS to Mask Page 7 Libraries Design System Platform (kernel-based) Design Data

8 EDA Vendors start to realize that Changes are required Ted Vucurevich [ ] outlined a next-generation EDA architecture [ ], and said that CAD is heading towards a new business ecosystem in which vendors will be responsible for integration. [ ] EETimes: 04/11/2006 "Taking that responsibility [of integration] of the flow and putting it together is going to be very, very important for EDA companies, [ ] "If that integration is left to the customer, I think that we have failed the customer," [Rajeev] Madhavan said. EETimes: 04/12/2006 Page 8

9 Summary and Conclusion Page 9! All EDA customers own design system integrators (a.k.a. CAD groups), EDA vendors provide tools (+ services) Integration is costly Interoperability is just half the story! Efforts to establish correlation and convergence between tools from different vendors are increasing! Design systems will be partitioned into integrated subflows from a single vendor (plus small 3 rd parties) Higher level of integration with need for increased quality Responsibility for correlation, convergence and rapid design closure at EDA partner! Internal CAD budgets are being challenged! EDA industry tries to increase revenue " Opportunities for revolutionary partnership and business models

10 Page 10 Never stop thinking.

VHDL Introduction. EL 310 Erkay Savaş Sabancı University

VHDL Introduction. EL 310 Erkay Savaş Sabancı University VHDL Introduction EL 310 Erkay Savaş Sabancı University 1 What is VHDL? VHDL stands for VHSIC Hardware Description Language VHSIC =Very High-Speed Integrated Circuit Initialized by US DoD as a sponsored