Digital Design Methodology

Size: px

Start display at page:

Download "Digital Design Methodology"

Britney Lester
5 years ago
Views:

1 1 / 27 Digital Design Methodology CENG/ELEC/SENG 399 Dr. F. Gebali, PhD, PEng ECE Dept. Faculty of Engineering fayez c 2012 September 23, 2013

2 2 / 27 Outline 1 Engineering Design Flow 2 CAD Tools 3 Summary

3 3 / 27 Digital Design Methodology

4 4 / 27 What is a Chip?

5 5 / 27 Need for Formal Design Methodologies Most engineering projects are very complex Problem in design are both dangerous or expensive or both Engineers work within severe limitations: Tight timelines Tight budget Demanding performance requirements Nature of project is cross-disciplinary There are many alternatives to a given design Must choose optimum design

6 6 / 27 Performance Demands 1 Design must be guaranteed to work 2 Design must meet specifications 3 Verification is mandatory 4 Testing is mandatory 5 Manufacturer must demonstrate that device is working and is defect free

7 Design Goals Testable High-speed Small-area Secure (kill switch, SW/HW/FW viruses) Energy-aware (green computing) Thermal-aware 7 / 27

8 8 / 27 Overview of the Design Process Specifications (Words) Functional Specifications Block diagrams Design Exploration Modeling, Simulation Engineering Design SW/HW Modules Verification Implementation SW/HW/FW Testing

9 9 / 27 Customer Specifications Design a better DNA sequencing engine.

10 10 / 27 Functional Specifications Functionality: possible algorithms Performance: power, area, package, speed, Interfaces & Communications: serial, parallel, protocols Timing Data format: Verification plan: Test: Test generation Time to Market: Specifications (Words) Functional Specifications Block diagrams Design Exploration Modeling, Simulation Engineering Design SW/HW Modules Verification Implementation SW/HW/FW Testing

11 11 / 27 Functional Specifications: System Timing Req Interrupt Grant Ack End

12 12 / 27 Design Exploration Specifications (Words) Functional Specifications Block diagrams Algorithms Parallel or sequential design Communications Design Exploration Modeling, Simulation Engineering Design SW/HW Modules Verification Implementation SW/HW/FW Testing

13 13 / 27 Engineering Design Specifications (Words) Functional Specifications Block diagrams Design Exploration Modeling, Simulation Engineering Design SW/HW Modules Verification Implementation SW/HW/FW Testing

14 14 / 27 Engineering Design: Structured Design Strategies 1 Choose Top-Down or Bottom-Up approach 2 Abstraction 3 Hierarchy 4 Modularity 5 Locality

15 15 / 27 Engineering Design: Top-Down or Bottom-Up approach Top-Level Description Top-Down Behavior Structure Device Circuit Bottom-Level Description Bottom-up

16 16 / 27 Engineering Design: Top-Down Approach 1 Rely on hierarchy to break down the design 2 Enables early system-level verification 3 Used mainly by digital designers 4 Extensive CAD tools for digital designs

17 17 / 27 Engineering Design: Bottom-Up Approach 1 All needed basic circuits are developed first 2 More complex modules are built 3 Used mainly by analog designers 4 Limited CAD tools for analog designs

18 18 / 27 Abstraction & Hierarchy: Floating Point Adder Exponent Compare Mantissa shift Adder Normalizer

19 19 / 27 Abstraction & Hierarchy: Direct Memory Access CPU DMA Primary Memory Peripheral Device Secondary Memory

20 20 / 27 Abstraction & Hierarchy: Direct Memory Access Req_1 Ack_1 End_1... Req_n Ack_n End_n Arbiter Req Ack End DMA Interrupt Grant CPU

21 21 / 27 Logic Design Req reset idle End/Interrupt Req/Interrupt busy pending End/Ack Grant/Ack Grant/Interrupt

22 22 / 27 CAD TOOLS

23 23 / 27 CAD Tools: Hardware Description Language (VHDL in CENG 441) entity dma_device_fsm is Port ( clock : in STD_LOGIC; reset : in STD_LOGIC; done : in STD_LOGIC; request : in STD_LOGIC; grant : in STD_LOGIC; interrupt : out STD_LOGIC; ack : out STD_LOGIC; current_s, next_s: out integer); end dma_device_fsm;

24 24 / 27 CAD Tools: Verification using Property Specification Language (PSL in CENG 441) - - Check grant is followed by ack - - psl CHECK02: assert always grant -> ack;

25 25 / 27 CAD Tools: Placement & Routing

26 26 / 27 Summary 1 Overview of digital design methodology 2 Design considerations 3 System specifications 4 System descriptions 5 Structured design strategies

27 27 / 27 THANK YOU

VHDL Introduction. EL 310 Erkay Savaş Sabancı University

VHDL Introduction. EL 310 Erkay Savaş Sabancı University VHDL Introduction EL 310 Erkay Savaş Sabancı University 1 What is VHDL? VHDL stands for VHSIC Hardware Description Language VHSIC =Very High-Speed Integrated Circuit Initialized by US DoD as a sponsored