High Speed Serial Data Link Analysis ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary
|
|
- Elinor Crawford
- 6 years ago
- Views:
Transcription
1 High Speed Serial Data Link Analysis 2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary
2 Agenda High-Speed Signal Data Path Simulation Requirements Ansoft HSSD Analysis Solution 3 Steps to Analysis HSSD Performance Step 1: Build the channel Step 2: Check Frequency Domain Performance Step 3: Check Time Domain Performance Demonstration 2010 ANSYS, Inc. All rights reserved. 2 ANSYS, Inc. Proprietary
3 High-speed serial system design Evaluate the performance of the link between a transmitter and a receiver 2010 ANSYS, Inc. All rights reserved. 3 ANSYS, Inc. Proprietary
4 High-Speed Signal Path High-Speed Signal Path Discontinuities will distort signal quality and reduce overall bandwidth of the system Tx + + path + + Rcv ANSYS, Inc. All rights reserved. 4 ANSYS, Inc. Proprietary
5 Simulation Requirements 2010 ANSYS, Inc. All rights reserved. 5 ANSYS, Inc. Proprietary
6 Simulation Requirements Components must be modeled using full-wave S-parameters S-parameters provide the best representation of the electrical characteristics of very high-speed interconnects ANSYS, Inc. All rights reserved. 6 ANSYS, Inc. Proprietary
7 AEYEPROBE(required) ANSOFT Simulation Requirements Simulator must provide reliability and capacity for multi-gigabit channel modeling Including S-parameters in transient simulations Maintaining passivity and causality Address multiple channel paths Combine transistor-level models of transceivers, pre-emphasis circuits and equalizers with extracted full-wave parasitics. Ansoft LLC 1.00E E E E E E E E E E E E E E E-014 BER Bathtub Nexxim1 Curve Info fcutoff='300mhz' fcutoff='325mhz' fcutoff='350mhz' fcutoff='375mhz' fcutoff='400mhz' 1.00E UnitInterval 2010 ANSYS, Inc. All rights reserved. 7 ANSYS, Inc. Proprietary
8 Simulation Requirements GHz designs must include frequency- and-time domain simulations to correctly predict system performance High-performance electronic designs often include operating specifications in the time domain and in the frequency domain ANSYS, Inc. All rights reserved. 8 ANSYS, Inc. Proprietary
9 Ansoft HSSD Analysis Solution 2010 ANSYS, Inc. All rights reserved. 9 ANSYS, Inc. Proprietary
10 IC/Package/Board Simulation HFSS TM, SIwave TM, DesignerSI TM and Nexxim Tools overview HFSS TM : general purpose full-wave 3D extraction SIwave TM : full-wave extraction of merged Package and Board model DesignerSI TM : schematic level design integration and management, transient simulation using S-Parameters with simulation accuracy, capacity, and speed with consistency across frequency- and time-domains ANSYS, Inc. All rights reserved. 10 ANSYS, Inc. Proprietary
11 HFSS Models arbitrary 3D geometries Connector Models IC Packages Vias 2010 ANSYS, Inc. All rights reserved. 11 ANSYS, Inc. Proprietary
12 Why is HFSS the Accepted Industry Standard for Accuracy? The mesh is automatically created and adapted for accuracy. Create Initial Mesh Solve fields using the Finite Element Method Generate New Mesh Max( DS )<goal? no Calculate local Solution error yes Calculate broad band s-parameters (if desired) 2010 ANSYS, Inc. All rights reserved. 12 ANSYS, Inc. Proprietary
13 SIwave What is SIwave? Hybrid 2.5D full wave EM field solver Models layered structures Analyses performed Signal Integrity Power Integrity Electromagnetic Compatibility/Interference 2010 ANSYS, Inc. All rights reserved. 13 ANSYS, Inc. Proprietary
14 2D Extractor 2D field solver within it 2D Extractor A Must have for transmission line modeling (key requirement for prelayout SI design) Creates Tabular W- elements Industry Golden Standard Parameterize with ease Analysis suite Parametrics Optimization Sensitivity Statistical Tuning Different thickness 2010 ANSYS, Inc. All rights reserved. 14 ANSYS, Inc. Proprietary
15 2D Extractor Manufacturer Tolerances Etching Factor Zo diff varies from Ohms W (mil) Z diff (Ohm) ANSYS, Inc. All rights reserved. 15 ANSYS, Inc. Proprietary
16 Ansoft Designer Design Management Framework Fully Integrated Design Environment Schematic & Layout Time and frequency domain circuit simulator Component Libraries and Design Kits True Co-Simulation thanks to Dynamic Links with HFSS, SIwave, Q3D, 2D Extractor Import data from a variety of sources Spice netlists, S-parameters, W-elements Analytical Models (RLC, Tline, diode ) IBIS Models Powerfull Post-processing including signal integrity metrics, such as SSN, SSO, TDR, BER and eye diagrams QuickEye TM and VerifEye TM Fast convolution and statistical eye analysis of transient solutions IBIS- AMI (Algorithmic Modeling Interface) 2010 ANSYS, Inc. All rights reserved. 16 ANSYS, Inc. Proprietary
17 Pre-Layout Channel 2D Model HFSS 2D Model HFSS 2D Model HFSS HFSS HFSS HFSS HFSS HFSS Port3 Port ref smp_p switch HFSS sw_p switch smp_n sw_n Switch ref ref sw_p HFSS conn_p sw_n conn_n Switch ref HFSS conn_n mid_n VHDM Mid-Plane ref conn_p HFSS mid_p 0 W W W mid_p mid_n HFSS ref ref conn_p HFSS conn_n Mid-Plane VHDM ref conn_p HFSS blade_p conn_n Blade blade_n ref 1 2 blade_p HFSS smp_p blade_n Blade smp_n ref ref blade blade ref 0 Port4 Port2 HFSS 0 = SMP Connectors (HFSS) 1 = Driver-Side Via Stub (Full Stackup HFSS Model) 2 = Switch PCB Model (W-Elements from Q3D/2D) 3 = Connector Model (HFSS) 4 = Mid-plane PCB Model (W-Elements from Q3D/2D) 5 = Connector Model (HFSS) 6 = Blade PCB Model (W-Elements from Q3D/2D) 7 = Receiver-Side Via Stub (Full Stackup HFSS Model) HFSS 2010 ANSYS, Inc. All rights reserved. 17 ANSYS, Inc. Proprietary
18 Post Layout Simulation 0 1HFSS HFSS 5 0 SIwave SIwave SIwave 0 0 ref ref Port3 Port1 switch switch conn+ smp+ conn- smp- ref SWITCH smp+ conn+ smp- conn- ref HFSS C ref HFSS C ref Blade Mid-Plane sw+ blade+ sw- blade- ref blade blade Port4 Port2 ref ref 0 0 HFSS 1 = Switch PCB Model (SIwave) 2 = Connector Model (HFSS) 3 = Mid-plane PCB Model (SIwave) HFSS 2010 ANSYS, Inc. All rights reserved. 18 ANSYS, Inc. Proprietary
19 3 Steps to Analysis HSSD Performance 2010 ANSYS, Inc. All rights reserved. 19 ANSYS, Inc. Proprietary
20 Step 1: Build the channel 2010 ANSYS, Inc. All rights reserved. 20 ANSYS, Inc. Proprietary
21 Component Analytical Model Transmissiom Line Single/Differantial W-elements Imported Model Dynamic link HFSS, Siwave, 2D Exttractor, Q3D Nport Model S parameter, NMF C Model Matlab Model Imported Netlist Spice, Spectre, HSPICE 1 2 P=1mm W1=1mm S1=1mm W2=1mm sub=substrate W ANSYS, Inc. All rights reserved. 21 ANSYS, Inc. Proprietary
22 R10 50 ID=9 Simple Channel Example HFSS Model W element from netlist ID=8 1 p1_n p2_p p3_n p4_p 1 p3_n p4_p p1_n p2_p S parameter 2010 ANSYS, Inc. All rights reserved. 22 ANSYS, Inc. Proprietary
23 Step 2: Check Frequency Domain Performance 2010 ANSYS, Inc. All rights reserved. 23 ANSYS, Inc. Proprietary
24 Y1 Y1 Frequency Domain: S, Y, Z parameter Ansoft LLC 0.00 Diferential S_Parameter ANSOFT Differential Terminal Curve Info db(s(diff1,diff1)) db(s(diff1,diff2)) db(s(diff1,comm1)) F [GHz] Ansoft LLC Terminal S_Parameter Curve Info ANSOFT db(s(port1,port1)) db(s(port1,port2)) Port1 Port3 1 2 p1_n p2_p p3_n p4_p 1 2 p3_n p4_p p1_n 0.00 Port F [GHz] p2_p Port ANSYS, Inc. All rights reserved. 24 ANSYS, Inc. Proprietary
25 Designer - S-parameter Analyzer Matrix color-coded visualization Large data set handling Multiple formats and data types S, Y, Z matrices db, mag, phase Statistical values Average, min, max, std deviation Port post-processing options Renormalize Re-order De-embed (if Gamma defined). Passivity check option Multiple S-parameters support Statistical information 2010 ANSYS, Inc. All rights reserved. 25 ANSYS, Inc. Proprietary
26 Y1 Check State-Space Verify State-Space Macro Model over S parameter Option to create state-space in Frequency domain analysis Manage fitting accuracy Compare using plot or Network Analyzer Causality Check Ansoft LLC XY Plot 1 S_Parameter Curve Info S11 db S parameters FreqDomain S12 db S parameters FreqDomain S11 db State Space StateSpace S12 db State Space StateSpace ANSOFT F [GHz] 2010 ANSYS, Inc. All rights reserved. 26 ANSYS, Inc. Proprietary
27 Step 3: Check Time Domain Performance 2010 ANSYS, Inc. All rights reserved. 27 ANSYS, Inc. Proprietary
28 Y1 [V] AEYEPROBE(out) Time Domain Study Ansoft Corporation 1.00E+000 VerifEye_Bathtub_jjb PostLayoutStat Signal Integrity and Timing Studies Standard transient waveform and serial data/clock analysis Investigate basic time-domain metrics Voltage max and min values Overshoot, rise time High-Speed System Design and Analysis System performance metrics including Eye statistics Inter-symbol interference (ISI) Bit-error rate (BER) Data recovery Entire high-speed interconnect 1.00E-001 Curve Info 1.00E-002 AEYEPROBE(out) VerifEyeAnalysis 1.00E E E E E E E E E E UnitInterval MX1: MX2: Ansoft LLC Delay Differential ANSOFT V(Out_Line_P)-V(Out_Line_N) spacing='0.6mm' Time [ns] 2010 ANSYS, Inc. All rights reserved. 28 ANSYS, Inc. Proprietary 0.00 Curve Info V(In_Line_P)-V(In_Line_N) spacing='0.6mm'
29 Which Analysis? Transient When non LTI Circuit VerifEye Statistical BER investigation QuickEye Fast Convolution IBIS AMI Fast Convolution with compiled model 2010 ANSYS, Inc. All rights reserved. 29 ANSYS, Inc. Proprietary
30 Designer - Transient Analysis Full SPICE accuracy variable timestep transient Full support for active and passive circuitry Solutions for frequency domain models State-space Convolution Passivity and Causality checking/enforcement Multiple numeric algorithms Trapezoidal Gear NDF2 Multiple DC convergence options Beta/device continuation Device continuation Pseudo-transient Modified beta/device Alpha, beta, & device 44 port S-parameter model 148,000 MOSFETs 1.7 Million Capacitors 500,000 Resistors 2010 ANSYS, Inc. All rights reserved. 30 ANSYS, Inc. Proprietary
31 AEYEPROBE(required) Designer - VerifEye Analysis Statistical based analysis Setup includes Risetime, jitter, equalization and bitrate Support for multiple probes at different locations in channel 8b/10b Encoding Parametric variation solutions VerifEye outputs Bit error rate (BER) contour and bathtub plots Post Analysis Jitter and Noise Gaussian and Uniform Ansoft Corporation 1.00E E E E E E E E E E E E E-011 XY Plot 1 Curve Info AEYEPROBE(required) VE_jitter_sweep Amplitude=' ' jitter='2ps' AEYEPROBE(required) VE_jitter_sweep Amplitude=' ' jitter='4ps' AEYEPROBE(required) VE_jitter_sweep Amplitude=' ' jitter='6ps' AEYEPROBE(required) VE_jitter_sweep Amplitude=' ' jitter='8ps' Statistical 1.00E UnitInterval 2010 ANSYS, Inc. All rights reserved. 31 ANSYS, Inc. Proprietary
32 Designer - QuickEye Analysis Convolution based bit analysis Setup includes Risetime, jitter, equalization custom bitrates and patterns Support for multiple probes at different locations in channel Parameters can be swept Peak Distortion Analysis 8b/10b Encoding QuickEye outputs Pulse response, contour plots, VT curves and eye diagrams Eye diagrams include Histograms, eye masks, mask violations, characteristics 2010 ANSYS, Inc. All rights reserved. 32 ANSYS, Inc. Proprietary
33 Designer-IBIS AMI IBIS AMI (IBIS Algorithmic Modeling Interface) New standard provides encryption alternative Analysis support, similar to QuickEye Impulse Response based Parameterized Model support Compiled Drivers and Receiver Models 2010 ANSYS, Inc. All rights reserved. 33 ANSYS, Inc. Proprietary
34 Focus on QE 2010 ANSYS, Inc. All rights reserved. 34 ANSYS, Inc. Proprietary
35 Determine worst case bit pattern - QE Peak Distortion Analysis (PDA) Based on deviations in the step response Results can be used to provide the bit pattern for QuickEye eye sources PRBS11 Peak Distortion Analysis 2010 ANSYS, Inc. All rights reserved. 35 ANSYS, Inc. Proprietary
36 Evaluate Impact of TX Jitter - QE TX Jitter Jitter amplification is present TX DCD TX RJ Gaussian TX UJ TX PJ 2010 ANSYS, Inc. All rights reserved. 36 ANSYS, Inc. Proprietary
37 Evaluate Impact of RX Jitter & Noise - QE Receiver Jitter/Noise Modeled with PDF distribution RX Gaussian RJ RX UJ RX Noise Gaussian Uniform Two options: Receiver jitter for time deviations in the clock Receiver noise for voltage deviations (e.g. power supply noise) 2010 ANSYS, Inc. All rights reserved. 37 ANSYS, Inc. Proprietary
38 Y1 Threshold Detection - VE Minimum Latch Overdrive Separate high/low decisions for BER Ansoft Corporation 1.00E E E E E E E E E E E E-011 XY Plot 2 channel_statistical 1.00E-012 AEYEPROBE(probe_out) 1.00E-013 VerifEye Amplitude=' V 1.00E-014 AEYEPROBE(probe_out)1 1.00E-015 Imported Amplitude=' V UnitInterval 2010 ANSYS, Inc. All rights reserved. 38 ANSYS, Inc. Proprietary Curve Info
39 Crosstalk Analysis - QE and VE Cross-talk Analyses Independent voltages, resistances, FFE, DFE, data rates, phase relationships, bit patterns, and mixing of SE and Differential channels User has control of initial transient step response to ensure settling has occured Allows mixing of different bus architectures PCIe, SATA, SAS, DDR, ClKs, 2010 ANSYS, Inc. All rights reserved. 39 ANSYS, Inc. Proprietary
40 Insert Equalization - QE Feed Forward Equalizer N taps (pre and post-cursor) Automatic tap weight determination User specified (completely parameterizable) tap weights Decision Feedback Equalizer N taps Automatic tap weight determination User specified (completely parameterizable) tap weights 2010 ANSYS, Inc. All rights reserved. 40 ANSYS, Inc. Proprietary
41 QE Demo 2010 ANSYS, Inc. All rights reserved. 41 ANSYS, Inc. Proprietary
42 Validation: HDMI Channel 2010 ANSYS, Inc. All rights reserved. 42 ANSYS, Inc. Proprietary
43 Validation:HDMI Channel This case highlights the benefits of the modular platform. TMDS (transition minimized differential signaling) is the serial-link spec used to transmit the data SPEEDS. A HDMI Type-A Test Adapter (provided by Efficere*) is used to interface HDMI assemblies to measurement equipment. *Efficere Technologies ANSYS, Inc. All rights reserved. 43 ANSYS, Inc. Proprietary
44 HDMI Channel Setup Instrumentation test adapter HDMI Assembly (connectors + cable) 2.5m and 10m test adapter 2010 ANSYS, Inc. All rights reserved. 44 ANSYS, Inc. Proprietary
45 HDMI Adapter Details cable to Sampling Scope and TDR head Blue cable PCB Traces SMA GPPO connector HDMI Receptacle HDMI Connector and Cable 2010 ANSYS, Inc. All rights reserved. 45 ANSYS, Inc. Proprietary
46 HDMI Adapter Design - HFSS HFSS used to design and model the GPPO connector launch virtual prototyping leads to industry-leading performance for adapter. PCB microstrip Transmission line (W-element) models were output from the HFSS waveport data. coax So three models with one simulation! 2010 ANSYS, Inc. All rights reserved. 46 ANSYS, Inc. Proprietary
47 TDR Measurement Detail: Adapter These other traces were created by disconnecting the adapter at different locations. They are helpful in constructing models and identifying exact locations SMA blue coax GPPO PCB mstrip DC1 receptacle HDMI cable HDMI connector 2010 ANSYS, Inc. All rights reserved. 47 ANSYS, Inc. Proprietary
48 Hybrid Simulation-Measurement Procedure Build and Measure Model Design Simulate 2010 ANSYS, Inc. All rights reserved. 48 ANSYS, Inc. Proprietary
49 HDMI Channel Validation SMA GPPO Measured Simulated blue cable pcb mstrip HDMI connector 2010 ANSYS, Inc. All rights reserved. 49 ANSYS, Inc. Proprietary
50 TDR-based, VNA, and Ansoft Results -15dB THRU 2.5m cable -15dB 2010 ANSYS, Inc. All rights reserved. 50 ANSYS, Inc. Proprietary
51 Thank You 2010 ANSYS, Inc. All rights reserved. 51 ANSYS, Inc. Proprietary
Using IBIS-AMI Models to Maximize Performance Given SerDes EQ and Channel ISI & Loss
European IBIS Summit May 11, 2016 Turin, Italy Using IBIS-AMI Models to Maximize Performance Given SerDes EQ and Channel ISI & Loss Donald Telian, SiGuys Signal Integrity Consultant 2016 SiGuys SI Consulting
More informationSignal & Power Integrity Analysis Services for Test boards
Caliber Interconnect Solutions Design for perfection Signal & Power Integrity Analysis Services for Test boards Caliber Interconnect Solutions (Pvt) Ltd No 6,1 st Street Gandhi Nagar, Kavundampalayam,
More informationHigh Speed Serial Link (HSSL) Channel Modeling. CST workshop series 2010 February 10 1
High Speed Serial Link (HSSL) Channel Modeling www.cst.com CST workshop series 2010 February 10 1 Outline Introduction HSSL design workflow Creating a HSSL model Simulating a HSSL HSSL modeling example
More information2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary
SIwave 5.0 PI Advisor for Optimized DDR3 Memory Design Presented by Sergey Polstyanko, Ph.D Senior R&D Manager 2010 ANSYS, Inc. All rights reserved. 1 ANSYS, Inc. Proprietary Agenda Design Overview and
More informationExperiences in Developing and Correlating Eight Interoperable Algorithmic Models
INVENTIVE Experiences in Developing and Correlating Eight Interoperable Algorithmic Models Adge Hawes IBM Ken Willis Cadence Design Systems IBIS Summit DesignCon 2008 February 7 th, 2008 [Originally presented
More informationAn Alternative Signoff Approach - IBIS+AMI Models. Skipper Liang Graser Annual User Conference July
An Alternative Signoff Approach - IBIS+AMI Models Skipper Liang Graser Annual User Conference 2016 2016.July Agenda Traditional signoff flow circuit simulation Channel simulation LTI system Channel simulation
More informationDDR5 is Coming! Are You Ready? Keysight EEsof EDA May, 2017
is Coming! Are You Ready? EEsof EDA May, 2017 JEDEC Preview in June 2017 will provide double the bandwidth and density over DDR4, Speed will increase from 3.2Gbps to 6.4Gbps Trends & 2 for JESD79-4, page
More informationDesign of High Density & 3D Packaging: Tools and Knowledge. Thomas S. Tarter Package Science Services LLC
Design of High Density & 3D Packaging: Tools and Knowledge Thomas S. Tarter Package Science Services LLC IEEE/CPMT Technical Luncheon Package Science Services 1 Outline Package Design Flow (the old way)
More informationDiscontinuity Regions in Package
Discontinuity Regions in Package Channel: bonding wire PKG trace via solder ball PCB trace PKG traces & PCB traces: uniform transmission lines Bonding wires, vias & solder balls: discontinuity regions
More informationIntegrated Chip Package System Simulation
White Paper Integrated Chip Package System Simulation The Complete Electronics Solution from ANSYS and Apache By Aveek Sarkar Vice President for Product Engineering and Support and Lawrence Williams Director
More informationHigh Volume Signal and Power Integrity Design for ASICs
High Volume Signal and Power Integrity Design for ASICs Brian Young brian.young@ti.com Agenda Background SI Methodology Outline SI Numerical Example PI Methodology Outline PI Numerical Example Summary
More informationIntegrated Chip Package System Simulation
White Paper Integrated Chip Package System Simulation The Complete Electronics Solution from ANSYS and Apache By Aveek Sarkar Vice President for Product Engineering and Support and Lawrence Williams Director
More informationCadence Transistor-Level EMIR Solution Voltus-Fi Custom Power Integrity Solution
Cadence Transistor-Level EMIR Solution Voltus-Fi Custom Power Integrity Solution Scott / Graser 16 / Oct / 2015 Agenda Introduction -- Cadence Power Signoff Solution Transistor-Level EMIR Challenges and
More informationAccelerate Test. Increase Confidence.
KEYSIGHT TEST-AS-A-SERVICE Accelerate Test. Increase Confidence. HIGH SPEED DIGITAL TEST LAB, SANTA CLARA, CALIFORNIA High Speed Digital Test Lab Characterize and validate your design performance with
More informationNI AWR Design Environment V14
Product Review NI AWR Design Environment V14 Accelerating RF/Microwave Design From Concept to Product Advancing communication and sensor technologies, driven by applications such as 5G, internet of things
More informationSPIPro SPISimPro. Fully integrated signal, power integrity analysis suite
SPIPro SPISimPro Fully integrated signal, power integrity analysis suite SPISim EDA expertise in Signal, Power Integrity and Simulation EDA focusing on SI and PI: SPISim is an EDA company specialized in
More informationSIwave for Power Integrity Analysis. Workshop 2_2: PI Advisor
SIwave for Power Integrity Analysis Workshop 2_2: PI Advisor 1 2016 ANSYS, Inc. April 5, 2017 Opening or Importing a Project Starting SIwave To launch SIwave, click the Microsoft Start Button > ALL Programs
More informationSignal Integrity Analysis Using Statistical Methods
Signal Integrity Analysis Using Statistical Methods J u l y 2012 TABLE OF CONTENTS Abstract... 3 Abbreviations... 4 Introduction... 5 Why DOE?... 6 Signal Integrity Flow... 6 Case Study SATA Interface...
More informationArchive 2017 BiTS Workshop- Image: Easyturn/iStock
Archive September 6-7, 2017 InterContinental Shanghai Pudong Hotel - Shanghai, China Archive 2017 BiTS Workshop- Image: Easyturn/iStock September 6-7, 2017 Archive COPYRIGHT NOTICE This multimedia file
More informationThe Cadence Sigrity Products. Srdjan Djordjevic Senior Sales Technical Leader
The Cadence Sigrity Products Srdjan Djordjevic Senior Sales Technical Leader srdjand@cadence.com 19.11.2012. PowerSI PowerSI is an advanced signal integrity, power integrity and design- stage EMI solution.
More informationSaber Automotive Overview
Datasheet Saber Automotive Overview Overview Hybrid- and electric-vehicle development demand more and more accurate simulation of Automotive systems to achieve quality-, reliabilityand cost-requirements.
More informationNI AWR Design Environment
RF/Microwave EDA Software Suite ni.com/awr RF/Microwave EDA Software Suite Capabilities is an EDA software suite that provides RF/ microwave engineers with access to innovative high-frequency circuit,
More informationChallenges for Power, Signal, and Reliability Verification on 3D-IC/Silicon Interposer Designs. Norman Chang, VP and Sr. Product Strategist
Challenges for Power, Signal, and Reliability Verification on 3D-IC/Silicon Interposer Designs Norman Chang, VP and Sr. Product Strategist 1 2012 ANSYS, Inc. August 31, 2012 Outline 3D-IC/Silicon Interposer
More informationMAXIMIZE POWER AND EFFICIENCY WITH PADS PLACEMENT AND ROUTING JIM MARTENS, MENTOR GRAPHICS
MAXIMIZE POWER AND EFFICIENCY WITH PADS PLACEMENT AND ROUTING JIM MARTENS, MENTOR GRAPHICS P A D S W H I T E P A P E R w w w. m e n t o r. c o m / p a d s INTRODUCTION Printed Circuit Board design is a
More informationBIRD95 and BIRD98 Simulations
BIRD95 and BIRD98 Simulations Randy Wolff Micron Technology Lance Wang IO Methodology European IBIS Summit Naples, Italy 2010 Micron Technology, Inc. All rights reserved. Products are warranted only to
More informationATLAS Level 1MuonBarrel Optical Link Final Design Review
ATLAS Level 1MuonBarrel Optical Link Final Design Review Alberto Aloisio INFN - Sezione di Napoli, Italy e-mail: aloisio@na.infn.it Mar. 12, 2002 Mar. 12, 2002 2 Overview Optical links in the Muon Level-1
More informationModeling and Design Challenges for Multi-Core Power Supply Noise Analysis 2009 DAC User Track
Systems & Technology Group Modeling and Design Challenges for Multi-Core Power Supply Noise Analysis 2009 DAC User Track Ben Mashak, Howard Chen and Bill Hovis {mashak, haowei, hovis}@us.ibm.com Outline
More informationMarch 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2
March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2 2017 BiTS Workshop Image: tonda / istock Copyright Notice The presentation(s)/poster(s) in this publication comprise the Proceedings
More informationStack-up and routing optimization by understanding micro-scale PCB effects
Stack-up and routing optimization by understanding micro-scale PCB effects Authors: G. Romo, CST of America Chudy Nwachukwu, Isola Group Reydezel Torres-Torres, INAOE Seung-Won Baek, CST of America Martin
More informationRealize Your Product Promise. Simplorer
Realize Your Product Promise Simplorer Simplify multidomain simulation from detailed components to the system level, all within a single design environment. When you trust complex systems design to ANSYS
More informationRapid Electric Machine Design Simcenter SPEED v13.06
Spotlight On Rapid Electric Machine Design Simcenter SPEED v13.06 Realize Innovation. Table of Contents Overview Why is rapid E-machine design necessary today? Rapid E-machine design using Simcenter SPEED
More informationDisplayPort Type-C Transmitter Compliance/Debug Solution
DisplayPort Type-C Transmitter Compliance/Debug Solution TekExpress DisplayPort DUT Panel One of the biggest challenges for DisplayPort compliance testing has been long test times and need for complete
More informationPOWER ELECTRONIC TRAINER Model: PET-1700
POWER ELECTRONIC TRAINER Model: PET-1700 III. MODULE BOARD 1. Size: 13.4"/.34m X 9.45"/.24m X 1.9"/.048m Approx. 2. Board frame: PS plastic extrusion, 0.118"/3mm thick. 3. Dimensions shown BELOW. I. FEATURES
More informationAnalog Arts High Performance Instruments Comprehensive Instruction Manual
P a g e 1 Overview Analog Arts Inc. www.analongarts.com Analog Arts High Performance Instruments Comprehensive Instruction Manual Contents P a g e 2 Overview OVERVIEW ------------------------------------------------------------------------------------------------------------12
More informationNine Dot Connects. DFM Stackup Considerations Part 4 Webinar August The following questions were asked during the webinar.
DFM Stackup Considerations Part 4 Webinar August 2015 The following questions were asked during the webinar. Question / Comment Aren't the inner signal layer traces classified as embedded micro-strips
More informationElectrical Overstress Course
EOS Training Course Dr. Lim Soo King Dip Sc (Merit); B Sc (Hons); Dip Mgt (Dist) M Sc; PhD; MIPM Associate Professor Universiti Tunku Abdul Rahman 31 Jul 06. 1 Objectives of the Course Understand the phenomena
More informationNarrowing the Gap between Packaging and System
Narrowing the Gap between Packaging and System Meptec Symposium 2015 ASE (US) Inc Ou Li Nov 10 th, 2015 Outline Industry Dynamics The Need for System Integrators IC/Pkg/System Collaboration Summary 2 Market
More informationHigh Speed, Matched-Impedance, Parallel Board-to-board Connector System
High Speed, Matched-Impedance, Parallel Board-to-board Connector System IT Series Receptacle (2 required) IT Series Outline High-speed matched-impedance parallel board-to-board connector designed for applications
More informationServicing Class D Amplifiers
harman consumer group SERVICE CENTER TRAINING GUIDE Servicing Class D Amplifiers Figure 1. And The Theory of Operation Introduction to Class D Amplifiers I. A Brief Description of Other Audio Amplifier
More informationANSYS, Inc. ANSYS Icepak R18 Update
1 2016 ANSYS, Inc. ANSYS Icepak R18 Update Icepak R18 Highlights Enhancements to SIwave Icepak solution Added automated iterative loop Improved Via handling capabilities Individually modeling vias
More informationHarness expertise & quality assurance
www.axon-cable.com Harness expertise & quality assurance Harness expertise With more than 20 years of experience in harness design and manufacturing for the space market, AXON' proposes a complete service
More informationOverview. Design flow. Back-end process. FPGA design process. Conclusions
ASIC Layout Overview Design flow Back-end process FPGA design process Conclusions 2 ASIC Design flow 3 Source: http://www.ami.ac.uk What is Backend? Physical Design: 1. FloorPlanning : Architect s job
More informationKeysight Technologies Keysight EEsof EDA Advanced Design System
Keysight Technologies Keysight EEsof EDA Advanced Design System The Industry s Leading RF, Microwave, Signal Integrity and Power Integrity Design Platform 02 Keysight EEsof EDA Advanced Design System -
More informationAutomotive Electronics Reliability Flow Improving Electronics Quality for Automotive Systems
Datasheet Automotive Electronics Reliability Flow Improving Electronics Quality for Automotive Systems Overview Today s automobiles and trucks include more electronics features and functions than at any
More informationDeepukumar M. Nair*, K. M. Nair*, Ken Souders*, Michael Smith*, Mark McCombs*, James Parisi*, Tim Mobley*, and Bradley Thrasher**.
Investigation of Silver Migration Impacts on Microwave Systems Fabricated on LTCC Substrate Under High-Power RF Excitation and High Temperature and Humidity Conditions. Deepukumar M. Nair*, K. M. Nair*,
More informationAnadigm FPAA Solutions Training Class II
Anadigm FPAA Solutions Training Class II AnadigmApex On Line Customer Seminar Series Nov 2016 page 1 Learning goals AnadigmApex FPAA switched capacitor technology AnadigmApex silicon components and architecture
More information利用交互调试和自动优化技术提高 RTL 设计功耗效率 ANSYS 2015
利用交互调试和自动优化技术提高 RTL 设计功耗效率 ANSYS 2015 Powe r Gap Power Budgeting Challenge Design Trends Increasing Power Gap Ref: Cisco Multi-IP, multi-core integration Reduced battery life Ref: Samsung, Asia Tech Forum
More informationParadigm Shift in Design Assurance and Reliability Prediction
Paradigm Shift in Design Assurance and Reliability Prediction Ed Dodd, Clayton Bonn, and Craig Hillman DfR Solutions, College Park, MD Yizhak Bot BQR Reliability Engineering, Rishon Lezion, Israel Reliability
More informationMichael Mirmak, DCPAE IBIS Summit at DesignCon Santa Clara, CA. January 22, 2016
Michael Mirmak, DCPAE (michael.mirmak@intel.com) IBIS Summit at DesignCon 2016 Santa Clara, CA January 22, 2016 Legal Disclaimer Notice: This document contains information on products in the design phase
More information13. Back-End Design Flow for HardCopy Series Devices
13. Back-End esign Flow for HardCopy Series evices H51019-1.4 Introduction This chapter discusses the back-end design flow executed by the HardCopy esign Center when developing your HardCopy series device.
More informationAdvanced Fatigue from ncode. Robert Cawte. Principal Applications Engineer HBM-nCode
Advanced Fatigue from ncode Robert Cawte Principal Applications Engineer HBM-nCode 1 Contents Introducing ncode ANSYS DesignLife for ANSYS TM Workbench 13 Case Study 1 Lever Assembly Example 4How to do
More informationXpedition Package Integrator
Xpedition Package Integrator Xpedition D A T A S H E E T FEATURES AND BENEFITS: Figure 1: The Xpedition Package Integrator Flow comprises all the tools necessary for efficient package/pcb codesign, for
More informationHTHG* (Z1-Foil) Vishay Foil Resistors
HTHG* (Z1-Foil) Ultra High Precision Z1-Foil Technology Gold Wire Bondable Chip Resistor for Hybrid Circuits for High Temperature Applications up to +240 C, Long Term Stability of 0.05%,TCR to ± 1ppm/
More information(13) PCB fabrication / (2) Focused assembly
Company Fact Sheet TTM Technologies, Inc. is a world-wide leader in the manufacture of technologically advanced PCBs, backplane and sub-system assemblies. Our Global Presence / Local Knowledge approach
More informationStackup Planning, Part 1
by Barry Olney coulmn BEYOND DESIGN Stackup Planning, Part 1 The PCB substrate that physically supports the components, links them together via highspeed interconnects and also distributes highcurrent
More informationInternational Journal of Emerging Trends in Science and Technology Optimization of soot blower control
International Journal of Emerging Trends in Science and Technology Optimization of soot blower control Bharathi.P Nandhini.R Dheepika.S Valli.M Abstract- Boiler is one of the main equipment in thermal
More informationPRELIMINARY. HTH (Z1-Foil)
Ultra High Precision Z1-Foil Technology Gold Wire Bondable Chip Resistor for Hybrid Circuits for High Temperature Applications up to +240 C, Long Term Stability of 0.05%,TCR to ± 1ppm/ C INTRODUCTION (VFR
More informationRecommended Hole Pattern: [mm]
Dimensions: [mm] Recommended Hole Pattern: [mm] Electrical Properties: 1 12 3 10 4 9 10 u0,5 6 7 21 ±0,5 2 O 2,4 12 30 10 10 9 7 21 Properties Test conditions Value Unit Tol. Inductance 10 khz/ 0.1 ma
More informationFine Pitch P4 Probe Cards
Fine Pitch P4 Probe Cards Photolithographic Pattern Plating Process June 1998 By Toshi Ishii, Hide Yoshida Contents What is a P4 probe card? Specification Some test results Tip cleaning RF performance
More informationCUBE CIRCUITS PVT LTD. Corporate Profile
1 CUBE CIRCUITS PVT LTD Corporate Profile 2 About us Cube Circuits provides Turnkey Design Services to ATE Load Boards, Probe cards, PIB, DIB, MEMS Boards and Burn in Boards. We have Worked in all major
More informationMODBUS-RTU Applied to the XR10CX Control WATER HEATER DIGITAL OPERATING CONTROLLER
MODBUS-RTU Applied to the Control WATER HEATER DIGITAL OPERATING CONTROLLER PVI INDUSTRIES, LLC - Fort Worth, Texas 76111 - Web www.pvi.com - Phone 1-800-433-5654 PV500-67 03/17 Table of Contents 1. THIS
More information4. Back-End Timing Closure for HardCopy Series Devices
4. Back-End Timing Closure for HardCopy Series Devices H51013-2.4 Introduction Back-end implementation of HardCopy series devices meet design requirements through a timing closure process similar to the
More informationStarRC Custom Parasitic extraction for next-generation custom IC design
Datasheet Parasitic extraction for next-generation custom IC design Overview StarRC is the advanced parasitic extraction solution architected for next-generation custom digital, analog/mixed-signal (AMS)
More informationRecommended Hole Pattern: [mm]
Dimensions: [mm] Recommended Hole Pattern: [mm] Electrical Properties: Properties Test conditions Value Unit Tol. Inductance 0 khz/ 0. ma L x4 mh +50%/-30% 4 3 ±0,5 O,6 O,4 4 0 3 Rated Current @ 70 C I
More informationDevice Marking Device Device Package Reel Size Tape width Quantity 138 BSS138 SOT-23 Ø180mm 8 mm 3000 units. Parameter Symbol Limit Unit
http://www.ncepower.com NCE N-Channel Enhancement Mode Power MOSFET GENERAL FEATURES V DS = 50V,I D = 0.22A R DS(ON) < 3Ω @ V GS =4.5V R DS(ON) < 2Ω @ V GS =10V Lead free product is acquired Surface Mount
More informationDesign Flow Architecture and Statistical Sizing Methods Integration in STMicroelectronics Non Volatile Memory and Automotive Flows.
MunEDA User Group Meeting 2007 NVM AMS Flows & Methods Manager Design Flow Architecture and Statistical Sizing Methods Integration in Non Volatile Memory and Automotive Flows NVM AMS Flows & Methods Manager
More informationVirtual Prototyping of a Microwave Fin Line Power Spatial Combiner Amplifier
Virtual Prototyping of a Microwave Fin Line Power Spatial Combiner Amplifier Alberto Leggieri, Franco Di Paolo, Davide Passi Department of Electronic Engineering University of Roma Tor Vergata 00133 Roma
More informationPRELIMINARY. HTHA (Z1-Foil)
Ultra High Precision Z1-Foil Technology Chip Resistor for Hybrid Circuits with Aluminum Wire Bonding for High Temperature Applications up to +240 C, Long Term Stability of 0.05%, TCR to ± 1ppm/ C INTRODUCTION
More informationHTHA (Z1-Foil) Vishay Foil Resistors
Ultra High Precision Z1-Foil Technology Chip Resistor for Hybrid Circuits with Aluminum Wire Bonding for High Temperature Applications up to +240 C, Long Term Stability of 0.05%, TCR to ± 1ppm/ C INTRODUCTION
More informationFatigue Analysis. Presented by Paul Roberts Application Engineer HBM-nCode Products Division. April 6 th
Fatigue Analysis Presented by Paul Roberts Application Engineer HBM-nCode Products Division April 6 th 2011 1 Contents Introducing ncode ANSYS DesignLife for ANSYS TM Workbench 12.1 (13) Case Study 1 Lever
More informationCHP Max5000 CONVERGED HEADEND PLATFORM
CHP Max CHP Max5000 CONVERGED HEADEND PLATFORM Accelerate deployment of new, revenue generating advanced services Innovative technology creating converged highdensity platform Investment protection through
More informationDefect Mitigation and Product Quality: Five Areas to Watch
Defect Mitigation and Product Quality: Five Areas to Watch By Chris Eldred Defect Mitigation and Product Quality: Five Areas to Watch One of the reason the label quality control fell out of favor in the
More informationPresenter : Mohan Kumar
Remote Test and Diagnostics Infrastructure using IBIST Presenter : Mohan Kumar Authors: Rahul Khanna, Mohan Kumar, Dominic Fulginiti, Jay Nejedlo, Venkat Chava Intel Corporation Page 1 1 Outline Motivation
More informationNew Solution Deployment: Best Practices White Paper
New Solution Deployment: Best Practices White Paper Document ID: 15113 Contents Introduction High Level Process Flow for Deploying New Solutions Solution Requirements Required Features or Services Performance
More informationReducing Product Time-to-Market based on Shorting the Design Cycle
1 Reducing Product Time-to-Market based on Shorting the Design Cycle Implementation at Elbit systems - Elisra Weinstock Israel - Elisra, Yitzhak Bot - BQR, Uri Tolchin - Elisra Abstract The article introduces
More informationAgilent N4420B S-Parameter Test Set
Agilent N4420B S-Parameter Test Set Technical Overview Expand your 2-port PNA Series network analyzer to a complete 4-port solution Compatible with Agilent PNA & PNA-L network analyzers Solid-state switches
More informationSQA Advanced Unit Specification. General information for centres. Unit code: HV45 47
General information for centres Unit title: Interfacing Electronics Unit code: HV45 47 Unit purpose: The purpose of this Unit is to give candidates an understanding of interfacing electronic circuits,
More informationPresenters: Ing. Mauricio E. Caamaño B. Ing. Oscar A. Muñoz Alcazar.
Presenters: Ing. Mauricio E. Caamaño B. Ing. Oscar A. Muñoz Alcazar. Agenda 1. What is Structural Design? 2. Logic and physical optimization process 3. Signoff flows in SD 4. Structural Design team skillset
More informationExtended-Frequency SMA Connectors
Extended-Frequency SM Connectors Extended-Frequency SM Connectors This brochure introduces two new series of connectors that extend SM performance beyond the MIL-PRF-39012 upper frequency limit of 18 GHz,
More informationHow to check complex PCBs for SI/PI/EMC Issues
1 Public ETAS/EHS2-Grävinghoff 2015-11-23 ETAS GmbH 2015. All rights reserved, also regarding any disposal, exploitation, Outline Outline Motivation & History EDA Import Rule Setup & EMC/SI/PI Rules Results
More informationHorseshoes, Hand Grenades, and Timing Signoff: When Getting Close is Good Enough
Horseshoes, Hand Grenades, and Timing Signoff: When Getting Close is Good Enough Arvind NV, Krishna Panda, Anthony Hill Inc. March 2014 Outline Motivation Uncertainty in SOC Design Leveraging Uncertainty
More informationMultiphysics Analysis Technology in Cloudbased Integrated Development System
Multiphysics Analysis Technology in Cloudbased Integrated Development System Shigeo Ishikawa Masaki Tosaka Tetsuyuki Kubota Multiphysics analysis simultaneously handles multiple physical phenomena, each
More informationMultiphysics power electronics note 5
Multiphysics Simulation for Designing Laminated Bus Bars power electronics note 5 Antoine Gerlaud, Tom Giuliano, and Fabrice Hamond Introduction Improvement of IGBT switching characteristics at higher
More informationDaniel Feltes Phone: Fax:
Coordination of Controls of Renewable Power Plants to Meet Steady State and Dynamic Response Requirements for Voltage Control and Reactive Power Supply Dinemayer Silva Phone: 518-395-5169 Fax: 518-346-2777
More informationDesign for Low-Power at the Electronic System Level Frank Schirrmeister ChipVision Design Systems
Frank Schirrmeister ChipVision Design Systems franks@chipvision.com 1. Introduction 1.1. Motivation Well, it happened again. Just when you were about to beat the high score of your favorite game your portable
More informationLBI-38992A TABLE OF CONTENTS
A MAINTENANCE MANUAL ORION TM SYSTEM CONTROL CONTROL UNIT 334A4581P1/CMD-556BL (SCAN MODEL LOCAL TYPE) CONTROL UNIT 344A4581P2/CMD-556BR (SCAN MODEL REMOTE TYPE) CONTROL UNIT 344A4581P3/CMD-556ML (SYSTEM
More informationAgilent EEsof EDA.
Agilent EEsof EDA This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest
More informationOnline EMC Numerical Simulation
Online EMC Numerical Simulation Dr. EMC Expert Groupe PSA marco.klingler@mpsa.com 09/09/2016 EMC Europe 2016 Symposium Wroclaw (Poland) September 5 th - 9 th, 2016 Context and trigger of this approach
More informationPERFORMANCE SPECIFICATION SHEET
INCH-POUND PERFORMANCE SPECIFICATION SHEET MIL-PRF-28777F 23 June 2003 SUPERSEDING MIL-PRF-28777E 8 July 1996 RELAYS, HYBRID, ESTABLISHED RELIABILITY, DPDT, LOW LEVEL TO 1.0 AMPERE (SENSITIVE COIL OPERATE
More information1149.6: Why and How. Ken Parker. Boundary-Scan Users Group Meeting December 2008
1149.6: Why and How Ken Parker Boundary-Scan Users Group Meeting December 2008 Ken Parker, Senior Scientist, Agilent Technologies, Loveland CO Kenneth_Parker@Agilent.com (c) Agilent Technologies, 2008
More informationLucent demonstrates how ScanWorks for the Agilent 3070 can save nearly $1 million per year
Lucent demonstrates how ScanWorks for the Agilent 3070 can save nearly $1 million per year Success Story We are extremely excited about this partnership and the integration of the ASSET InterTech ScanWorks
More informationTypical Starting Points and Methodologies for Full Custom Analog Integrated Circuits and Micro-Systems Development and Manufacture. By SPG Staff.
Typical Starting Points and Methodologies for Full Custom Analog Integrated Circuits and Micro-Systems Development and Manufacture. By SPG Staff. Introduction: The following scenarios are typical, when
More informationIME Proprietary. EPRC 12 Project Proposal. 3D Embedded WLP. 15 th August 2012
EPRC 12 Project Proposal 3D Embedded WLP 15 th August 2012 Motivation Factors driving IC market Higher density, lower cost, high yield Fan-out WLP/eWLP advantages Small footprint, low profile Low cost,
More information5Agilent 81110A/ 11A Performance Test
5 5Agilent 81110A/ 11A Performance Test 1 Introduction Use the tests in this chapter if you want to check that the Agilent 81110A Pulse Generator Frame with the Agilent 81111A 165 MHz Output Channel(s)
More informationASPICS IPD Companion for ISM Transceiver IC: RF front end part
IPD Companion for ISM Transceiver IC: RF front end part Rev 1.2 TD Introduction The ASPICS320.606 is an integrated passives device specifically designed for use with the SEMTECH SX1211 868/915MHz ISM/UHF
More informationFUNDAMENTAL SAFETY OVERVIEW VOLUME 2: DESIGN AND SAFETY CHAPTER G: INSTRUMENTATION AND CONTROL
PAGE : 1 / 14 SUB CHAPTER G.6 I&C PROCEDURES AND TOOLS 1. STANDARD I&C SYSTEM This section describes the tools used for PAS/SAS (level 1 automation data) and MCP[PICS] (HMI) I&C programming. It includes
More information: Advantech Co., Ltd. : PIII PC/104 CPU Module
Applicant Equipment Model : Advantech Co., Ltd. : PIII PC/104 CPU Module : PCM-3370F Contain Exhibit A Exhibit B Exhibit C Exhibit D Exhibit E Exhibit F Label Test Report User Manual Block Diagram Circuit
More informationLocations: Head Quarter : Nutley, NJ Chicago, IL & Ahmedabad, India
Locations: Head Quarter : Nutley, NJ Chicago, IL & Ahmedabad, India www.pnconline.com Introduction Established in 1968 Head Quarters Nutley, NJ, USA Satellite locations: Chicago, China & India 100+ Employees
More informationGold Wire Bondable Chip Resistor for Hybrid Circuits and High Temperature Applications up to +240 C, Long-Term Stability of 0.05%
Ultra High Precision Ultra Z1 High Foil Technology Precision Z1 Gold Foil Wire Technology Bondable Chip Resistor Gold Wire Bondable Chip Resistor for Hybrid Circuits and High Temperature Applications up
More informationHIGH-SPEED SYSTEM INTERCONNECT DESIGN
PACKAGE-BOARD SOLUTIONS OVERVIEW HIGH-SPEED SYSTEM INTERCONNECT DESIGN CADENCE TECHNOLOGIES MEET INDUSTRY S NEED FOR SPEED HIGH-SPEED PACKAGE-BOARD DESIGN TECHNOLOGIES MOVE AT MULTIGIGABIT SPEED Electronics
More information