Implant-cleave process enables ultra-thin wafers without kerf loss
|
|
- Shanon Hunt
- 6 years ago
- Views:
Transcription
1 Implant-cleave process enables ultra-thin wafers without kerf loss Close Alessandro Fujisaka, Sien Kang, Lu Tian, Yi-Lei Chow, Anton Belyaev, Silicon Genesis Corporation, San Jose CA USA The recent shortage in the solar wafer market is expected to revert to a potential oversupply in the next quarters. The competition will be intensified with limited differentiation in cost and quality, which could lead to significant price drops starting in 1H '11 [1]. The commoditized and oversupplied wafer market represents a daunting challenge to new entrants, even without including the recent multiple GW capacity increases announced by major Asian suppliers. The companies with low cost manufacturing and higher material quality will prevail in this market. Figure 1. PolyMax properties/performance: a) (left) Wafer-to-wafer as-cleaved average thickness (solid line) and within-wafer thickness max and min (broken lines); b) (right) AFM surface roughness of as-cleaved wafers of various thicknesses. There has been great interest in identifying and developing kerf-free wafering approaches [2,3]. Industrializing kerf-free wafering technology has, however, proven challenging. Most technologies have only been demonstrated at the small lab-scale without surmounting practical or technical issues to move to high-volume manufacturing operations [4].
2 Figure 2. a) (left) QSSPC effective lifetime measurements on (111) 100µm PolyMax wafers; b) (right) 20µm PolyMax wafer undergoing a custom 2-point bend test. A high-volume, low cost method of manufacturing kerf-free crystalline silicon wafers has been developed - called PolyMax [5,6]. The process, based on ion beam-induced cleaving of crystalline silicon bricks, has been demonstrated to produce consistently high quality c-si wafers ranging from 20µm to 150µm in thickness. The advanced material properties such as total thickness variation (TTV), surface roughness, minority carrier lifetime and mechanical strength are presented and discussed in this article. Process description The process consists of two primary steps that proceed in a cyclic manner until the silicon brick is fully converted to wafers. One wafer cycle consists of first implanting the brick surface with a hydrogen ion beam to develop a sub-surface cleave plane followed by a cleaving step to slice a 125mm x 125mm or 156mm x 156mm wafer. The ion beam energy determines the cleaved wafer thickness while the brick cropping step determines its surface dimensions (e.g., pseudo-square, square shape).
3 Figure 3. Materials roadmap - SEMI PV Group. Source: PV Technology Roadmap Forum - Materials During the first step, a high energy hydrogen (proton) beam irradiates the top surface of silicon bricks or ingots. The incident mono-energetic protons lose their energy as they traverse into the silicon material and come to rest at a pre-determined depth to form a stressed cleave layer. The silicon wafer thickness is thus accurately determined by the depth or range of the implanted protons, which in turn is controlled by the energy of the proton beam. Implant energies of 1-4MeV are required to fabricate silicon wafers of 20µm-150µm in thickness suitable for solar photovoltaic use. For example, a 2MeV implant will produce a 50µm wafer, while a 3MeV implant will yield 85µm wafers. During a single implant run, a total of 36, 156mm x 156mm bricks (6x6 array) or 64, 125mm x 125mm single crystal silicon bricks (8x8 array) are batch processed for high-volume manufacturing. During the second step, the implanted silicon brick is induced to fracture, or cleave, in a highly controlled manner along the implanted ion stress layer. A single wafer of silicon is detached from each brick and the process is subsequently repeated on the newly exposed brick surface. Repeating implant and cleave cycles will thus convert a silicon brick to its equivalent thickness of wafers. As opposed to using wire-saws, the cleaving technique essentially eliminates expensive silicon material waste due to kerf loss. The elimination of sawing kerf loss combined with its ability to make thinner wafers of high quality make the implant-cleave wafering approach technically and economically attractive. For example, while a typical silicon usage to make a solar wafer including kerf loss is approaching 6g/W, the new implant-cleave process consumes merely 2.5g/W at its highest thickness of 150µm. Using $50/kg for the price of polysilicon, this corresponds to a 60% cost savings in silicon material. Higher savings occur when the new method's unique ability to make thinner wafers is utilized. Roadmap advantages The new wafering method cleaves rather than saws, and this fundamentally affects the amount of variation in wafer thickness and roughness during the manufacturing process. Not only are the variations much smaller than wafers that have been wire sawed, the implant and cleave physics cause a linear coupling between these variations and the wafer thickness. For example, a 150µm PolyMax as-cleaved wafer will typically have a variation of +/- 2µm and RMS roughness of 0.4µm, but a
4 20µm PolyMax wafer will show thickness variation of less than +/- 0.2µm and RMS roughness of 0.06µm. This strong thickness-variation interdependence is what enables the method's ultra-thin thickness roadmap Thickness measurements have been made on several wafers of 85µm as-cleaved thickness target. Figure 1 (left side) shows average wafer thickness (solid line) and the within-wafer maximum and minimum thickness (broken lines). They were performed on 9 sites within each 156mm x 156mm pseudo-square wafer using a Heidenhain MT101M gauge. Wafer-to-wafer thickness variations are roughly ± 1µm. Total thickness variations (TTV) across each wafer are approximately of the same magnitude or better. In contrast, any wire-sawn wafers have total thickness variations of at least an order of magnitude larger. Surface roughness of the as-cleaved wafers as measured with an AFM (atomic force microscope) is typically less than 1μm RMS (20µmx20µm scan area). Figure 1 (right side) shows the roughnessthickness dependence of the process that enables ultra-thin wafer cleaving. Wafer carrier lifetime considerations The RF quasi-steady state photoconductance (QSSPC) method using a Sinton WCT-120 was used to characterize the excess minority-carrier lifetime of the wafers [7]. Prior to the measurements, all "ascleaved" wafers underwent lifetime recovery steps that include annealing, etching, cleaning and surface passivation. The annealing and etch steps were used to remove implantation damage. When used in PV cell manufacturing, the surface damage etch step and thermal diffusion step would be substitutive. Remaining processes include cleaning and wet passivation. Effective lifetimes on 100µm layers are over 200µs at minority carrier density MCD cm-3 (Fig. 2, left side). Assuming a surface recombination velocity of about 10-20cm/s range as typical for passivation of chemically prepared Cz-Si (111) surfaces, the measurement corresponds to a bulk lifetime of over 600µs. This is close to the P-type bulk lifetime of the brick material. For a quantitative assessment of a silicon wafer's mechanical strength, it is often useful to take measurements of the wafer's surface stress to fracture [8,9]. The challenge was to develop practical test methodologies for wafers that are generally too thin for conventional surface strength test methods. For surface stress to fracture tests, a miniaturized ring-on-ring test setup scaled to the lower wafer thickness was adopted. The test serves to isolate a 4mm diameter area of wafer for testing so that an average fracture force can be measured over the wafer surface. Using this method, the wafers have consistently shown to be of equal or greater mechanical strength than conventional wire sawn wafers, even after the saw-mark damage surface removal etch (Table 1). Thickness (µm) Fracture force (N) Wiresaw PolyMax PolyMax Table 1. Comparison of fracture forces for wet chemical etched wafers. Even at lower thicknesses where wire sawn wafers are unavailable for comparison, the ultra-thin wafers exhibit impressive mechanical qualities. In the case of the ultra-thin 20µm thick wafers (called a silicon "foil" due to its high flexibility), the high strength of the wafers can be demonstrated in a custom-designed, two-point bend test where a full wafer is shown to be capable of bending with a radius of curvature as small as 5mm, even before any surface treatment has been added. Buildingintegrated PV (BIPV) and other applications requiring flexible absorbers can now be of high conversion efficiency.
5 The "PV Technology Roadmap Forum" held by SEMI's PV Group [10] discussed the roadmap for solar wafers materials using the traditional wire saw according to Fig. 3. The wafers produced using SiGen's technology exceeds even the 2020 PV Technology roadmap specifications in terms of wafer thickness, TTV, roughness and mechanical strength. Conclusion The material properties of the wafers produced by the new implant-cleave approach discussed above were presented and compared to traditional wire-sawn wafers. With its ability to enable wafer manufacturing of 20µm to 150µm thickness without kerf loss, the new method is positioned to emerge as a low cost high quality wafering approach supporting the fast growing crystalline silicon PV market. Acknowledgments PolyMax is a trademark of Silicon Genesis Corporation. References [1] Morgan Stanley, "Positioning for Oversupply & ASP Declines," Morgan Stanley Research report, November 15, [2] R. Brendel, "Review of Layer Transfer Processes," Wiley-VCH, Weinheim, ISBN: , [3] U. Gangopadhyay, et al., "Current Status in Layer-Transfer Process in Thin Silicon Solar Cell: a Review," Trans. EE Mat., Vol. 5 No.2, April [4] F. Henley, Kerf-free Wafering: Technology Overview and Challenges for Thin PV Manufacturing," Proc. of the 35th IEEE PVSC, Honolulu, HI, USA, 2010 at press. [5] A. Brailove et al., "First Demonstration of High Volume Manufacturing of Kerf-Free PolyMax Wafers," Proc. of the 25th European Photovoltaic Solar Energy Conf., p. 1613, [6] A. Fujisaka, "Keeping Pace with Cost Reduction as Module Prices Continue to Decline," Photovoltaics World, pp 38-41, July/August [7] R.A. Sinton, A. Cuevas, M. Stuckings, "Quasi-Steady-State Photoconductance, A New Method for Solar Cell Material and Device Characterization," Proc of the 25th IEEE Photovoltaic Specialists Conference, pp , [8] ASTM International Standard C , 2005, "Standard Test Method for Monotonic Equibiaxial Flexural Strength of Advanced Ceramics at Ambient Temperature," ASTM International, West Conshohoken, PA. [9] G. Coletti, N.J.C.M van der Borg, S. De Iuliis, C.J.J. Tool, L.J. Geerligs, "Mechanical Strength of Silicon Wafers Depending on Wafer Thickness and Surface Treatment," Proc. of the 21st European Photovoltaic Solar Energy Conf. Dresden, Germany, [10] SEMI PV Group, "PV Technology Roadmap Forum," Germany, June 2010 Alessandro Fujisaka received his BS in electrical engineering from the U. of Sao Paulo and is head of sales and marketing at Silicon Genesis, 145 Baytech Drive, San Jose, CA USA; ph.: ; afujisaka@sigen.com.
6 More Photovoltaics World Issue Articles Past PVWorld Issues To access this Article, go to: 3/features/implant-cleave-process-enables-ultra-thin-wafers-without-kerf-loss.html
CRYSATLLINE SILICON SOLAR CELLS IN MANUFACUTRING TECHNOLOGY ASPECTS BACKGROUND AND BASE MATERIAL
CRYSATLLINE SILICON SOLAR CELLS IN MANUFACUTRING TECHNOLOGY ASPECTS BACKGROUND AND BASE MATERIAL ABSTRACT Kazimierz Drabczyk Institute of Metallurgy and Materials Science, Polish Academy of Sciences 25
More informationCrystalline Silicon Solar Cells Future Directions. Stuart Bowden BAPVC January Stuart Bowden BAPVC January 12,
Crystalline Silicon Solar Cells Future Directions Stuart Bowden BAPVC January 2011 Stuart Bowden BAPVC January 12, 2011 1 Stuart Bowden Co-Director of Solar Power Labs at ASU Work relevant to BAPVC: Pilot
More informationETIP-PV Manufacturing Conference Brussels, May 19 th Epitaxial Wafers: A game-changing technology on its way to mass production
ETIP-PV Manufacturing Conference Brussels, May 19 th 2017 Epitaxial Wafers: A game-changing technology on its way to mass production NexWafe: producer of high-quality silicon wafers NexWafe will supply
More informationInductive Coupled Plasma (ICP) Textures as Alternative for Wet Chemical Etching in Solar Cell Fabrication
Inductive Coupled Plasma (ICP) Textures as Alternative for Wet Chemical Etching in Solar Cell Fabrication 1 Motivation 2 Experimental setup 3 ICP textures as alternative technique 3.1 Surface morphology
More informationPASHA: A NEW INDUSTRIAL PROCESS TECHNOLOGY ENABLING HIGH EFFICIENCIES ON THIN AND LARGE MC-SI WAFERS
PASHA: A NEW INDUSTRIAL PROCESS TECHNOLOGY ENABLING HIGH EFFICIENCIES ON THIN AND LARGE MC-SI WAFERS Ingrid Romijn, Ilkay Cesar, Martien Koppes, Eric Kossen and Arthur Weeber ECN Solar Energy, P.O. Box
More informationBehaviour of Natural and Implanted Iron during Annealing of Multicrystalline Silicon Wafers
Behaviour of Natural and Implanted Iron during Annealing of Multicrystalline Silicon Wafers Daniel Macdonald 1,a, Thomas Roth 1,b, L. J. Geerligs 2,c and Andres Cuevas 1,d 1 Department of Engineering,
More informationComparison of PV Efficiency Using Different Types of Steam for Wet Thermal Oxidation
Comparison of PV Efficiency Using Different Types of Steam for Wet Thermal Oxidation Jeffrey Spiegelman 1 Jan Benick 2 1 RASIRC 2 Fraunhofer Institute for Solar Energy Systems (ISE) PRINT this article
More informationHigh Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates
High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates Jim Sullivan, Harry R. Kirk, Sien Kang, Philip J. Ong, and Francois J. Henley Silicon
More informationLifetime Enhancement and Low-Cost Technology Development for High-Efficiency Manufacturable Silicon Solar Cells. A. Rohatgi, V. Yelundur, J.
Lifetime Enhancement and Low-Cost Technology Development for High-Efficiency Manufacturable Silicon Solar Cells A. Rohatgi, V. Yelundur, J. Jeong University Center of Excellence for Photovoltaics Research
More informationResponse of n-type mc-si to large variations of gettering and hydrogenation
Response of n-type mc-si to large variations of gettering and hydrogenation Abstract Simona De Iuliis and Bart Geerligs ECN Solar Energy, P. O. Box 1, 1755 ZG Petten, The Netherlands email: deiuliis@ecn.nl
More informationM. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima
Proceedings of 6th Thin Film Materials & Devices Meeting November 2-3, 2009, Kyoto, Japan http://www.tfmd.jp/ Characterization of SiO x /Si Interface Properties by Photo Induced Carrier Microwave Absorption
More informationPresented at the 32nd European PV Solar Energy Conference and Exhibition, June 2016, Munich, Germany
IMPACT OF HIGH-TEMPERATURE PROCESSES ON CARRIER LIFETIME OF N-TYPE CZ SILICON S. Werner 1, A. Wolf 1, S. Mack 1, E. Lohmüller 1, R.C.G. Naber 2 1 Fraunhofer Institute for Solar Energy Systems ISE, Heidenhofstraße
More informationEngineered Substrates
Engineered Substrates Engineered Substrates Using the NanoCleave TM Process Francois J. Henley President and CEO Silicon Genesis Corporation San Jose, California SiGen Presentation Outline Engineered Substrates
More informationFast New Method for Temporary Chemical Passivation
Fast New Method for Temporary Chemical Passivation Marek Solčanský 1, Jiři Vaněk and Aleš Poruba 2 The main material parameter of silicon, that influences the effectiveness of photovoltaic cells, is the
More informationSURFACE PASSIVATION STUDY ON GETTERED MULTICRYSTALLINE SILICON
Erschienen in: Proceedings of the 28th European Photovoltaic Solar Energy Conference and Exhibition (EU PVSEC 213) ; Paris, France ; conference 3 September - 4 October 213. - München : WIP, 213. - S. 143-147.
More informationImpact of the Deposition and Annealing Temperature on the Silicon Surface Passivation of ALD Al 2 O 3 Films
Vailable online at www.sciencedirect.com Energy Procedia 27 (2012 ) 396 401 SiliconPV 2012, 03-05 April 2012, Leuven, Belgium Impact of the Deposition and Annealing Temperature on the Silicon Surface Passivation
More informationAPPLICATIONS OF THE QUASI-STEADY-STATE PHOTOCONDUCTANCE TECHNIQUE
Presented at the 2 nd World PVSEC, Vienna 1998 APPLICATIONS OF THE QUASI-STEADY-STATE PHOTOCONDUCTANCE TECHNIQUE Andrés Cuevas, Matthew Stocks, Daniel Macdonald and Ronald Sinton* Department of Engineering,
More informationTest Methods for Contactless Carrier Recombination Lifetime in Silicon Wafers, Blocks, and Ingots
Test Methods for Contactless Carrier Recombination Lifetime in Silicon Wafers, Blocks, and Ingots Ronald A. Sinton Sinton Instruments, Inc. Boulder, Colorado USA SEMI Standards Meeting Hamburg, 21 September,
More informationKerf! Microns. Driving Forces Impact of kerf is substantial in terms of silicon usage 50 % of total thickness for 100 mm wafers
2nd. Annual c-si PVMC Workshop at Intersolar NA, San Francisco, CA, July 2013 1 Microns Kerf! Driving Forces Impact of kerf is substantial in terms of silicon usage 50 % of total thickness for 100 mm wafers
More informationIron in crystalline silicon solar cells: fundamental properties, detection techniques, and gettering
Iron in crystalline silicon solar cells: fundamental properties, detection techniques, and gettering Daniel Macdonald, AnYao Liu, and Sieu Pheng Phang Research School of Engineering The Australian National
More informationNew concepts for crystal growth for photovoltaics
Available online at www.sciencedirect.com Energy Procedia 10 (2011 ) 303 307 European Materials Research Society Conference Symp. Advanced Inorganic Materials and Concepts for Photovoltaics New concepts
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationMonocrystalline Silicon Wafer Specification (Off-spec)
Monocrystalline Silicon Wafer Specification (Off-spec) General information: o Product: Wafer o Code: n-125-166f-f180µ o Version date: 2011-10-06 Key characteristics: o Czochralski grown o n-type o 125.25
More informationHighest-quality surface passivation of low-resistivity p-type silicon using stoichiometric PECVD silicon nitride
Highest-quality surface passivation of low-resistivity p-type silicon using stoichiometric PECVD silicon nitride Jan Schmidt and Mark Kerr Australian National University, Centre for Sustainable Energy
More informationObservations for Building a PV roadmap panel Doug Rose, SunPower Corp. NAS PV Manufacturing Symposium, 7/29/09
Observations for Building a PV roadmap panel Doug Rose, SunPower Corp. NAS PV Manufacturing Symposium, 7/29/09 Safe Harbor Statement This presentation contains forward-looking statements within the meaning
More informationSurface Preparation Challenges in Crystalline Silicon Photovoltaic Manufacturing
Surface Preparation Challenges in Crystalline Silicon Photovoltaic Manufacturing Kristopher Davis 1,3, Andrew C. Rudack 2,3, Winston Schoenfeld 1,3 Hubert Seigneur 1,3, Joe Walters 1,3, Linda Wilson 2,3
More informationEFFICIENCY POTENTIAL OF RGS SILICON FROM CURRENT R&D PRODUCTION
EFFICIENCY POTENTIAL OF RGS SILICON FROM CURRENT R&D PRODUCTION S. Seren 1, M. Kaes 1, G. Hahn 1, A. Gutjahr 2, A. R. Burgers 2, A. Schönecker 2 1 University of Konstanz, Department of Physics, 78457 Konstanz,
More informationSurface passivation of crystalline silicon by Cat-CVD. amorphous and nanocrystalline thin silicon films
Surface passivation of crystalline silicon by Cat-CVD amorphous and nanocrystalline thin silicon films C.Voz 1, I. Martin 1, A. Orpella 1, J. Puigdollers 1, M. Vetter 1 and R. Alcubilla 1 D. Soler 2, M.
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationOptimization potential of the wire sawing process for multicrystalline silicon
Optimization potential of the wire sawing process for multicrystalline silicon Thomas Kaden, Elena Ershova, Marcel Fuchs, Fraunhofer THM, Freiberg, Germany & Rajko B. Buchwald, Meyer Burger (Switzerland)
More informationBasics of Solar Photovoltaics. Photovoltaics (PV) Lecture-21
Lecture-21 Basics of Solar Photovoltaics Photovoltaics (PV) Photovoltaics (PV) comprise the technology to convert sunlight directly into electricity. The term photo means light and voltaic, electricity.
More informationINDUSTRIALLY FEASIBLE >19% EFFICIENCY IBC CELLS FOR PILOT LINE PROCESSING
INDUSTRIALLY FEASIBLE >19% EFFICIENCY IBC CELLS FOR PILOT LINE PROCESSING F. J. Castaño 1, D. Morecroft 1, M. Cascant 1, H. Yuste 1, M.W.P.E. Lamers 2, A.A. Mewe 2, I.G. Romijn 2, E.E. Bende 2, Y. Komatsu
More informationFused-Salt Electrodeposition of Thin-Layer Silicon
NREL/CP-450-22928 UC Category: 1250 Fused-Salt Electrodeposition of Thin-Layer Silicon J.T. Moore, T.H. Wang, M.J. Heben, K. Douglas, and T.F. Ciszek Presented at the 26th IEEE Photovoltaic Specialists
More informationGerhard Rauter, COO. Q-CELLS SE Leading edge photovoltaic technologies for Europe
Gerhard Rauter, COO Q-CELLS SE Leading edge photovoltaic technologies for Europe Q-CELLS SE Foundation: November 1999 Core business: Si-Solar Cells Start of production: 2001 Production (2007): 389 MW Number
More informationPresented at the 28th European PV Solar Energy Conference and Exhibition, 30 Sept October 2013, Paris, France
A NOVEL APPROACH TO HIGH PERFORMANCE AND COST EFFECTIVE SURFACE CLEANING FOR HIGH EFFICIENCY SOLAR CELLS A. Moldovan 1A, M. Zimmer 1, J.Rentsch 1, B.Ferstl 2, S.Rajagopalan 2, S.Thate 2, J.Hoogboom 2,
More informationHow technology innovation is anticipated to reduce the cost from PV installations. Webinar 23/05/ :00 12:00 CET
How technology innovation is anticipated to reduce the cost from PV installations. Webinar 23/05/2016 11:00 12:00 CET Agenda Item Cost reduction approach in Cheetah project ongoing work and results. Future
More informationSurface Passivation of n- and p-type Crystalline Silicon Wafers by Amorphous Silicon Films
Mitchell, J., Macdonald, D., Cuevas, A. and Cornish, J. (2004) Surface passivation of n- and p-type crystalline silicon wafers by amorphous silicon films. In: 42nd Annual Conference of the Australian and
More informationFields of Application / Industry:
Fields of Application / Industry: Chemistry / Polymer Industry Clinical Chemistry / Medicine / Hygiene / Health Care Cosmetics Electronics Energy Environment / Water / Waste Food / Agriculture Geology
More informationHIGH EFFICIENCY INDUSTRIAL SCREEN PRINTED N-TYPE SOLAR CELLS WITH FRONT BORON EMITTER
HIGH EFFICIENCY INDUSTRIAL SCREEN PRINTED N-TYPE SOLAR CELLS WITH FRONT BORON EMITTER V.D. Mihailetchi 1, Y. Komatsu 1, G. Coletti 1, R. Kvande 2, L. Arnberg 2, C. Knopf 3, K. Wambach 3, L.J. Geerligs
More informationPROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS. ...
SEMICONDUCTOR SOLAR DISPLAY OPTOELECTRONIC PROVIDER OF BREAKTHROUGH TECHNOLOGY, PROCESSES AND EQUIPMENT FOR ENGINEERED SUBSTRATE SOLUTIONS........... A Look at Silicon Genesis 1997 Founded as a fabless
More informationEFFECT OF STRENGTH TEST METHODS ON SILICON WAFER STRENGTH MEASUREMENTS
EFFECT OF STRENGTH TEST METHODS ON SILICON WAFER STRENGTH MEASUREMENTS K. Wasmer, A. Bidiville,2, J. Michler, C. Ballif 2, M. Van der Meer 3, P. Nasch 3 EMPA Material Science & Techology, Feuerwerkerstrasse
More informationSolar cell technologies present and future
Solar cell technologies present and future Joachim LUTHER, Armin ABERLE and Peter Wuerfel Solar Energy Research Institute of Singapore (SERIS) Nature Photonics Technology Conference, Tokyo, Japan 20 October
More informationScienceDirect. Improvement of V OC for thin RST solar cells by enhanced back side passivation
Erschienen in: Energy Procedia ; 77 (2015). - S. 848-854 https://dx.doi.org/10.1016/j.egypro.2015.07.120 Available online at www.sciencedirect.com ScienceDirect Energy Procedia 77 (2015 ) 848 854 5th International
More informationCrystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi
Crystalline Silicon Solar Cells With Two Different Metals Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi Tokyo University of Agriculture and Technology, 2-24-16 Naka-cho, Koganei, Tokyo 184-8588,
More informationINDUSTRIAL IMPLEMENTATION OF EFFICIENCY IMPROVEMENTS IN N-TYPE SOLAR CELLS AND MODULES
INDUSTRIAL IMPLEMENTATION OF EFFICIENCY IMPROVEMENTS IN N-TYPE SOLAR CELLS AND MODULES I.G. Romijn 1, B. van Aken 1, J. Anker 1, A.R. Burgers 1, A. Gutjahr 1, B. Heurtault 1, M. Koppes 1, E. Kossen 1,
More informationR&D ACTIVITIES AT ASSCP-BHEL,GURGAON IN SOLAR PV. DST-EPSRC Workshop on Solar Energy Research
R&D ACTIVITIES AT -BHEL,GURGAON IN SOLAR PV at the DST-EPSRC Workshop on Solar Energy Research (22 nd 23 rd April, 2009) by Dr.R.K. Bhogra, Addl. General Manager & Head Email: cpdrkb@bhel.co.in Dr.A.K.
More informationOptimised Antireflection Coatings using Silicon Nitride on Textured Silicon Surfaces based on Measurements and Multidimensional Modelling
Available online at www.sciencedirect.com Energy Procedia 15 (2012) 78 83 International Conference on Materials for Advanced Technologies 2011, Symposium O Optimised Antireflection Coatings using Silicon
More informationSEMI Test Methods under Development for Si Feedstock Materials, Bricks and Wafers Peter Wagner
SEMI Test Methods under Development for Si Feedstock Materials, Bricks and Wafers Peter Wagner Background SEMI Test Methods are an essential part of SEMI Standards. They are referenced in material specifications.
More informationPresented at the 35th European PV Solar Energy Conference and Exhibition, September 2018, Brussels, Belgium
PRINTED DOPANT SOURCES FOR LOCALLY-DOPED SIOX/POLY-SI PASSIVATING CONTACTS Z. Kiaee, C. Reichel, F. Feldmann, M. Jahn, J. D. Huyeng, R. Keding, M. Hermle, F. Clement Fraunhofer Institute for Solar Energy
More informationPV Magazine Webinar Secure your investment: Discover urgently required game changing solutions in managing LeTID
PV Magazine Webinar Secure your investment: Discover urgently required game changing solutions in managing LeTID Andrea Viaro Head of Technical Service Europe, JinkoSolar 14.03.2019 Mechanism postulate
More informationSoG-Si Solar Cells from Metallurgical Process Route. MINI PV CONFERENCE Trondheim, 9-10 January 2008
NTNU - SINTEF SoG-Si Solar Cells from Metallurgical Process Route MINI PV CONFERENCE Trondheim, 9-10 January 2008 Kristian Peter International Solar Energy Research Center Konstanz, ISC Konstanz Outline
More informationMonocrystalline Silicon Wafer Specification (Off-spec)
Monocrystalline Silicon Wafer Specification (Off-spec) General information: o Product: Wafer o Code: n-125-160r-s170µ o Version date: 2011-10-06 Key characteristics: o Czochralski grown o n-type o 125
More informationIBM Research Report. Low-cost, High Efficiency Solar Cells on Scrapped CMOS Silicon
RC24941 (W1001-102) January 29, 2010 Materials Science IBM Research Report Low-cost, High Efficiency Solar Cells on Scrapped CMOS Silicon Joel P. de Souza, Daniel Inns*, Katherine L. Saenger, Harold J.
More informationEffect of mechanical surface damage on Silicon wafer strength
Available online at www.sciencedirect.com Procedia Engineering (2011) 1440 1445 ICM11 Effect of mechanical surface damage on Silicon wafer strength Daisuke Echizenya ab*, Hiroo Sakamoto a, Katsuhiko Sasaki
More informationEffect of POCl 3 bubbler temperature on solar cells emitter characteristics
SCIREA Journal of Science and Technology of Energy Sources http://www.scirea.org/journal/energy December 20, 2016 Volume 1, Issue 2, December 2016 Effect of POCl 3 bubbler temperature on solar cells emitter
More informationLaser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG
3D-Micromac AG Symposium on Smart Integrated Systems in Chemnitz 1 1 microdice - TLS-Dicing for separation of SiC 2 microprep - for high-throughput microstructure diagnostics 3 About 3D-Micromac AG 2 microdice
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationAn advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates.
ET3034TUx - 5.2.1 - Thin film silicon PV technology 1 Last week we have discussed the dominant PV technology in the current market, the PV technology based on c-si wafers. Now we will discuss a different
More informationPresented at the 29th European PV Solar Energy Conference and Exhibition, September 2014, Amsterdam (NL)
POCL3-BASED CO-DIFFUSION PROCESS FOR N-TYPE BACK-CONTACT BACK-JUNCTION SOLAR CELLS R. Keding 1,2, M. Hendrichs 1, D.Stüwe 1, M. Jahn 1, C. Reichel 1, D. Borchert 1, A.Wolf 1, H. Reinecke 3, D.Biro 1 1
More informationLow-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells
Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells The MIT Faculty has made this article openly available. Please share how this access benefits
More information19% Efficient N-Type All-Back-Contact Silicon Wafer Solar Cells With Planar Front Surface
19% Efficient N-Type All-Back-Contact Silicon Wafer Solar Cells With Planar Front Surface Ngwe Zin 1, Andrew Blakers 1, Keith McIntosh 1, Evan Franklin 1, Teng Kho 1, Johnson Wong 2, Thomas Mueller 2,
More informationPHOTOVOLTAICS IN FRANCE: PRESENT SITUATION AND RESEARCH ACTIVITIES AT INES
PHOTOVOLTAICS IN FRANCE: PRESENT SITUATION AND RESEARCH ACTIVITIES AT INES Philippe Malbranche, Research Programme Manager CONGRES NATIONAL PHOTOVOLTAIQUE, LAUSANNE, 10-11 AVRIL 2014 17 AVRIL 2014 CEA
More informationAvailable online at ScienceDirect. Energy Procedia 55 (2014 )
Available online at www.sciencedirect.com ScienceDirect Energy Procedia 55 (2014 ) 570 577 4th International Conference on Silicon Photovoltaics, SiliconPV 2014 High-quality exfoliated crystalline silicon
More informationResearch Article RF Magnetron Sputtering Aluminum Oxide Film for Surface Passivation on Crystalline Silicon Wafers
Photoenergy Volume 13, Article ID 792357, 5 pages http://dx.doi.org/1.1155/13/792357 Research Article RF Magnetron Sputtering Aluminum Oxide Film for Surface Passivation on Crystalline Silicon Wafers Siming
More informationN-PERT BACK JUNCTION SOLAR CELLS: AN OPTION FOR THE NEXT INDUSTRIAL TECHNOLOGY GENERATION?
N-PERT BACK JUNCTION SOLAR CELLS: AN OPTION FOR THE NEXT INDUSTRIAL TECHNOLOGY GENERATION? Bianca Lim *, Till Brendemühl, Miriam Berger, Anja Christ, Thorsten Dullweber Institute for Solar Energy Research
More informationInternational Technology Roadmap for Photovoltaic (ITRPV) - 3 rd Edition - Results 2011
International Technology Roadmap for Photovoltaic (ITRPV) - 3 rd Edition - Results 2011 Dr. Markus Fischer Q-Cells SE Director R&D Processes March 26 Berlin 2012 1 AGENDA Introduction of the ITRPV - aim
More informationLei Zhao, Chunlan Zhou, Hailing Li, Hongwei Diao, and Wenjing Wang
CHINESE JOURNAL OF PHYSICS VOL. 48, NO. 3 June 2010 Characterization on the Passivation Stability of HF Aqueous Solution Treated Silicon Surfaces for HIT Solar Cell Application by the Effective Minority
More informationMaterials, Electronics and Renewable Energy
Materials, Electronics and Renewable Energy Neil Greenham ncg11@cam.ac.uk Inorganic semiconductor solar cells Current-Voltage characteristic for photovoltaic semiconductor electrodes light Must specify
More informationSurface passivation of phosphorus-diffused emitters by inline thermal oxidation
Available online at www.sciencedirect.com Energy Procedia 8 (2011) 343 348 SiliconPV: 17-20 April 2011, Freiburg, Germany Surface passivation of phosphorus-diffused emitters by inline thermal oxidation
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationCrystalline Silicon Technologies
Crystalline Silicon Technologies in this web service in this web service Mater. Res. Soc. Symp. Proc. Vol. 1210 2010 Materials Research Society 1210-Q01-01 Hydrogen Passivation of Defects in Crystalline
More informationEffect of Growth Process on Polycrystalline Silicon Solar Cells Efficiency.
Effect of Growth Process on Polycrystalline Silicon Solar Cells Efficiency. ZOHRA BENMOHAMED, MOHAMED REMRAM* Electronic department university of Guelma Département d Electronique Université mai 195 BP
More informationPhotovoltaics: Status and Perspectives. Paul Wyers
Photovoltaics: Status and Perspectives Paul Wyers Photovoltaic conversion: typical device structure of silicon solar cell anti-reflection coating sunlight _ front contact n-type Si solar cell heat electricity
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationMeyer Burger s heterojunction cell technology. Article PV Production Annual 2013
Meyer Burger s heterojunction cell technology Article PV Production Annual 2013 Heterojunction cell technology of Meyer Burger: Production processes and measuring methods Matthias Seidel, Roth & Rau AG,
More informationCitation for the original published paper (version of record):
http://www.diva-portal.org This is the published version of a paper published in Energy Procedia. Citation for the original published paper (version of record): Boulfrad, Y., Lindroos, J., Inglese, A.,
More informationInternational Technology Roadmap for Photovoltaic (ITRPV) - 4 th Edition - Results 2012
International Technology Roadmap for Photovoltaic (ITRPV) - 4 th Edition - Results 2012 Stephan Raithel, SEMI Europe, Director PV Europe 10 July, San Francisco AGENDA Introduction of the 4 th edition of
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationET3034TUx High efficiency concepts of c- Si wafer based solar cells
ET3034TUx - 4.4 - High efficiency concepts of c- Si wafer based solar cells In the previous block we have discussed various technological aspects on crystalline silicon wafer based PV technology. In this
More informationImplant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique
Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique Adam Bertuch a, Wesley Smith a, Ken Steeples a, Robert Standley b, Anca Stefanescu b, and Ron Johnson c a QC Solutions Inc.,
More informationASPIRE: A NEW INDUSTRIAL MWT CELL TECHNOLOGY ENABLING HIGH EFFICIENCIES ON THIN AND LARGE MC-SI WAFERS
ASPIRE: A NEW INDUSTRIAL MWT CELL TECHNOLOGY ENABLING HIGH EFFICIENCIES ON THIN AND LARGE MC-SI WAFERS Ingrid Romijn, Machteld Lamers, Arno Stassen, Agnes Mewe, Martien Koppes, Eric Kossen and Arthur Weeber
More informationSolar Spectrum. -Black body radiation. Light bulb 3000 K Red->Yellow->White Surface of Sun 6000 K
Solar Spectrum 1 Solar Spectrum -Black body radiation Light bulb 3000 K Red->Yellow->White Surface of Sun 6000 K 2 Solar Spectrum -Black body radiation Light bulb 3000 K Red->Yellow->White Surface of Sun
More informationJournal of Asian Scientific Research. SIGNIFICANCE OF SUBSTRATES AND BUFFER LAYERS IN CdTe THIN FILM SOLAR CELL FABRICATION N.
Journal of Asian Scientific Research journal homepage: http://aessweb.com/journal-detail.php?id=5003 SIGNIFICANCE OF SUBSTRATES AND BUFFER LAYERS IN CdTe THIN FILM SOLAR CELL FABRICATION N. Dhar 1 ABSTRACT
More informationInvestigation on the Impact of Metallic Surface Contaminations on Minority Carrier Lifetime of a-si:h Passivated Crystalline Silicon
Available online at www.sciencedirect.com Energy Procedia 8 (2011) 6 288 293 1 5 SiliconPV: 17-20 April 2011, Freiburg, Germany Investigation on the Impact of Metallic Surface Contaminations on Minority
More informationAbstract. Introduction
Light Induced Degradation in Manufacturable Multi-crystalline Silicon Solar Cells Ben Damiani, Mohamed Hilali, and Ajeet Rohatgi University Center of Excellence for Photovoltaics Research Georgia Institute
More informationp-si Industrial Application of Uncapped Al 2 O 3 and Firing-Through Al-BSF In Open Rear Passivated Solar Cells ARC SiN x Ag contacts n ++ p ++ Al-BSF
Industrial Application of Uncapped Al 2 O 3 and Firing-Through Al-BSF In Open Rear Passivated Solar Cells I. Cesar 1, E. Granneman 2, P. Vermont 2, H. Khatri 3, H. Kerp 3, A. Shaikh 3, P. Manshanden 1,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationStructural changes of polycrystalline silicon layers during high temperature annealing
Structural changes of polycrystalline silicon layers during high temperature annealing D. Lysáček, L. Válek ON SEMICONDUCTOR CZECH REPUBLIC, Rožnov p. R., david.lysacek@onsemi.com Abstract The structure
More informationInfluence of Temperature on Light Induced Phenomena in Multicrystalline Silicon
Influence of Temperature on Light Induced Phenomena in Multicrystalline Silicon Axel Herguth a), Philipp Keller b) and Noemi Mundhaas c) University of Konstanz, Department of Physics, 78457 Konstanz, Germany
More informationFabrication of phosphorus doped polysilicon thinfilm strain gauges using a 50 microns silicon substrate thickness
Journal of Physics: Conference Series Fabrication of phosphorus doped polysilicon thinfilm strain gauges using a 50 microns silicon substrate thickness To cite this article: A L Siarkowski et al 2013 J.
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationBackground Statement for SEMI Draft Document 5927 Revision of SEMI PV , SPECIFICATION FOR SILICON WAFERS FOR USE IN PHOTOVOLTAIC SOLAR CELLS
Background Statement for SEMI Draft Document 5927 Revision of SEMI PV22-1011, SPECIFICATION FOR SILICON WAFERS FOR USE IN PHOTOVOLTAIC SOLAR CELLS Notice: This background statement is not part of the balloted
More informationEE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY TIRUPACHUR DEPARTMENT OFELECTRICAL AND ELECTRONICS ENGINEERING EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 1. Define an Integrated circuit.
More informationRECORD EFFICIENCIES OF SOLAR CELLS BASED ON N-TYPE MULTICRYSTALLINE SILICON. Center, ISC-Konstanz, Rudolf-Diesel-Str. 15, D Konstanz, Germany
RECORD EFFICIENCIES OF SOLAR CELLS BASED ON N-TYPE MULTICRYSTALLINE SILICON J. Libal *, R. Kopecek +, I. Roever, K. Wambach * University of Konstanz, Faculty of Sciences, Department of Physics, now at
More informationEE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01
EE 5611 Introduction to Microelectronic Technologies Fall 2012 Tuesday, September 04, 2012 Lecture 01 1 Instructor: Jing Bai Contact Email: jingbai@d.umn.edu, hone: (218)726-8606, Office: MWAH 255 Webpage:
More informationAmorphous silicon waveguides for microphotonics
4 Amorphous silicon waveguides for microphotonics Amorphous silicon a-si was made by ion irradiation of crystalline silicon with 1 10 15 Xe ions cm 2 at 77 K in the 1 4 MeV energy range. Thermal relaxation
More informationFormation and Annihilation of Hydrogen-Related Donor States in Proton-Implanted and Subsequently Plasma-Hydrogenated N-Type Float-Zone Silicon
Formation and Annihilation of Hydrogen-Related Donor States in Proton-Implanted and Subsequently Plasma-Hydrogenated N-Type Float-Zone Silicon Reinhart Job, University of Hagen, Germany Franz-Josef Niedernostheide,
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion
EE 330 Lecture 8 IC Fabrication Technology Part II?? - Masking - Photolithography - Deposition - Etching - Diffusion Review from Last Time Technology Files Provide Information About Process Process Flow
More informationThin silicon solar cells: Pathway to cost-effective and defecttolerant
Available online at www.sciencedirect.com ScienceDirect Energy Procedia 124 (2017) 706 711 www.elsevier.com/locate/procedia 7th International Conference on Silicon Photovoltaics, SiliconPV 2017 Thin silicon
More information