Redox-Active Molecular Flash Memory for On-Chip Memory
|
|
- Edmund Francis
- 6 years ago
- Views:
Transcription
1 Redox-Active Molecular Flash Memory for On-Chip Memory By Hao Zhu Electrical and Computer Engineering George Mason University, Fairfax, VA
2 Outline Introduction Molecule attachment method & characterizations Molecular charge-trapping memory Ferrocene molecule for fast and reliable NVM (Ru) 2 molecule for multi-bit NVM Molecular Flash memory Self-aligned SiNW FETs Integration of redox molecules in Flash memory Summary
3 Introduction: non-volatile memory On-chip memory in central process unit (CPU) Dynamic random access memory (DRAM) Static RAM (SRAM) cache memory Occupy large floor space Consume high operation power Volatile Non-volatile memory as the on-chip memory in CPUs
4 Non-volatile memory Non-volatile memory (NVM) - Speed - Reliability - Integration density - Manufacture cost Not suitable for use as primary storage or on-chip memory Next generation NVM - Flash memory - Ferroelectric RAM - Phase-change RAM - Resistive RAM - Magnetoresistive RAM
5 Flash memory Floating-Gate NVM Control Gate Inter Ploy Dielectric Charge-trapping NVM Simple structure Better scalability Low power Less sensitivity to the SILC Floating Gate Tunnel Oxide N + N + p-si substrate Charge Trapping NVM Silicon-oxidenitride-oxidesilicon (SONOS) Nitride-base read-only memory (NROM) Nanocrystal memory (NCM)
6 SONOS charge-trapping NVM Thinner tunnel oxide for faster P/E speed poor retention and stability Thicker blocking oxide to suppress leakage current larger operation voltage SONOS-like NVM Novel charge-trapping mediums: New high-k materials Organic semiconductor Redox-active molecules Control Gate Blocking Layer Charge Trapping Layer Tunnel Oxide N + N + p-si substrate
7 Introduction: molecular NVM Redox-active molecules as charge trapping medium Better reliability endure more than P/E cycles Intrinsic redox centers provides naturally distinct charged states Lower operation voltage Higher speed Higher integration density Simple and low-cost process Redox molecules in solid-state flash memory CMOS compatible Embedded molecules for better stability Regular electronics characterization metrologies Gate Oxide SiO 2 Si
8 Strategies to enhance memory density More devices per unit of volume by using 3D integration (complicated and high-cost process); Embedded nanocrystal (controlling of size and density) Multiple dielectric charge storage layers (stack engineering and cell size) Redox-active molecules with multiple redox centers
9 Molecule attachment Self-assembled monolayer (SAM) on H-Si or SiO 2 surfaces Simple and low-cost attaching process: Solution of molecules in dichloromethane; Wafer soaking or dropping droplets of solution; ~ 100 o C in inert environment. Different molecules with different linker
10 Molecule attachment characterizations Ι [ na ] SAM on SiO 2 20 SAM on Si Surface coverage of cm -2 and cm -2 for SAM on Si and SiO 2 SAM survives the deposition of ALD Al 2 O 3 Ι [ na ] 0-10 V V [V] 0.2 V/s to 4 V/s Scan rates (from inside) 0.2 V/s, 0.5 V/s, 1 V/s, 2 V/s and 4 V/s Intensity [ a.u. ] Intensity [ a.u. ] (a) Ferrocene on H-Si Ferrocene on SiO 2 Fe 2p 3/2 Fe 2p 1/ Binding Energy [ ev ] (b) Fe 2p 1/2 Fe 2p 3/2 5 nm Al 2 O 3 /Ferrocene/SiO 2 /Si Binding Energy [ ev ]
11 Molecular charge-trapping NVM MAFOS Gate Al 2 O 3 SiO 2 Si C [ pf ] Forward ±1 V ±3 V ±5 V ±7 V ±9 V C [ pf ] Gate Bias Gate Bias Backward MAFOS MAFS MAOS MAS V FB MAFOS MAFS MAOS MAS Voltage Pulse Width 500 µs P/E Voltage V 2 3 = = + FB q n TAl O T q n C ε ε ε ε 2 3 linker 0 Al O 0 linker Charging density was calculated as cm -2
12 Program V FB MAFOS MAFS V g =±10 V P/E time [ s ] Excellent endurance: Intrinsic redox behavior of the Ferrocene molecule good gate stack interfaces Molecular charge-trapping NVM V FB Erase V FB V FB Time [ s ] Program: 10 V, 500 µs (a) MAFOS MAFS Erase: -10 V, 500 µs MAFOS MAFS Number of P/E Cycles V FB Good retention compared with MAFS (b) ±10 V, 50 µs ±10 V, 100 µs ±10 V, 500 µs MAFOS Number of P/E Cycles
13 Molecules with multiple redox states Work in progress: Attachment characterization: XPS, CyV, FTIR; Planar memory devices. Intensity [ a.u. ] Intensity Ru 3p 1/2 Ru 3p 3/2 Intensity Binding Energy [ ev ] Binding Energy [ ev ] (Ru) 2 on SiO 2 Reference SiO 2 C 1s Ru 3d 5/2 O 1s Ru 3p C 1s / Ru 3d Si 2s Binding Energy [ ev ] Si 2p Br 3d Ι [ µa ] SAM on Thermal SiO 2 Scan Rate: 4 V/s 2 V/s 1 V/s 0.5 V/s V
14 Si Nanowire FET Platform Self-aligned gate-surrounding SiNW FET Patterned Au catalyst Si Nanowire Source/Drain Gate Al 2 O 3
15 Si Nanowire FET Platform -Ι DS [µa] V DS [V] High ON/OFF current ratio Small subthreshold slope Small leakage current V GS [V] Ι DS [A] -Ι DS [ A ] φ t -V DS [V] V DS =-5 V V DS =-0.10 V V DS =-0.15 V V GS V GS [V] -3.0 Strong inversion Moderate inversion Weak inversion Leakageaffected region
16 Molecular Flash based on SiNW FET Redox-active ferrocene attaching on SiO 2 tunneling layer Large memory window High On/Off ratio Negligible memory window in reference sample (without molecule layer) -Ι DS [ µa ] 8 6 -Ι DS [ A ] ±4 V ±6 V ±8 V ±10 V ±12 V Forward Backward V DS = -50 mv V GS Backward 0.12 ±4 V V 0.10 DS = -50 mv ±6 V 8 ±8 V ±10 V 6 Backward 4 Forward 2 Reference Sample V GS 4 ±4 V ±6 V ±8 V 2 Forward ±10 V ±12 V V DS = -50 mv I DS [ µa ] V GS
17 Molecular flash based on SiNW FET Program V Th ± 10 V P/E ± 8 V P/E ± 6 V P/E P/E time [ s ] Erase V Th V Th Voltage pulse width 500 µs Ferrocene-attached Reference P/E Voltage Fast P/E speed Effective charge separation by SiO 2 tunneling barrier
18 Molecular NVM based on SiNW FET (a) 0.4 (b) V Th P/E by 500 µs, ±10 V pulse P/E by 100 µs, ±10 V pulse 10 years V Th µs, ±10 V P/E pulse 100 µs, ±10 V P/E pulse Time [ s ] Number of P/E Cycles Better data retention due to optimized tunneling SiO 2 Behave well after 10 9 P/E cycles
19 Summary Redox-active molecules were implemented for advanced flash memory devices with excellent endurance (10 9 P/E cycles), and are very attractive for future on-chip memory applications; Selective molecules with simple structure and multiple redox states for Flash memory with better performance; Multi-bit storage in molecular Flash memory can be realized by employing multiple redox states molecules.
20 Thank you!
FOR SEMICONDUCTORS 2009 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2009 EDITION FRONT END PROCESSES THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS
More informationMemory Devices. Ki-Nam Kim, President, Institut of Technology Samsung Electronics, 2010 IEDM, San Francisco.
Memory Devices In Korea now, Samsung : 2010, 30nm 2Gb DDRS DRAM/DDR3 SRAM 2011, Invest US $12 bil. for 20nm & SysLSI. Hynix : 2010, 26nm MLC- NAND Flash 2011, 30nm 4Gb DRAM At 2020, the demands of computing
More informationVertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays
Vertical Group IV Nanowires: Potential Enablers for 3D Integration and BioFET Sensor Arrays Paul C. McIntyre Department of Materials Science & Engineering Geballe Laboratory for Advanced Materials Stanford
More informationFlash Memory with Nanoparticle Floating Gates
Flash Memory with Nanoparticle Floating Gates Sanjay Banerjee Director, Microelectronics Research Center Cockrell Chair Professor of Electrical & Computer Engineering University of Texas at Austin Why
More informationAtomic Layer Deposition of Novel High Dielectric Constant Materials
Atomic Layer Deposition of Novel High Dielectric Constant Materials Adam Kueltzo # & Julie Lam * Thornton Fractional North High School # and Maine East High School * August 2, 2007 University of Illinois
More informationFORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION
FORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE
More informationEXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,
More informationAdvanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Editors: E. P. Gusev Qualcomm MEMS Technologies San Jose, California, USA D-L. Kwong
More informationMOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY
Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationAnnual Meeting. North Carolina State University Dr. Veena Misra. January 17 19, 2017 December
Annual Meeting North Carolina State University Dr. Veena Misra January 17 19, 2017 December 8 2015 1 Misra Group at NCSU Over 9 years experience in wide band gap research on SiC, GaN and Ga2O3. World leaders
More informationNanosilicon single-electron transistors and memory
Nanosilicon single-electron transistors and memory Z. A. K. Durrani (1, 2) and H. Ahmed (3) (1) Electronic Devices and Materials Group, Engineering Department, University of Cambridge, Trumpington Street,
More informationFabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition
Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical
More informationState of the art quality of a GeOx interfacial passivation layer formed on Ge(001)
APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors
More informationMOS Front-End. Field effect transistor
MOS Front-End Back-end Transistor Contact Front-end p-well STI n-well Front-end-of-line includes substrate, isolation, wells, transistor, silicide Field effect transistor MOSFET: Metal-Oxide-Semiconductor
More informationEE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 FABRICATION OF MOS CIRCUITS 2 CMOS CHIP MANUFACTRING STEPS Substrate Wafer Wafer Fabrication (diffusion, oxidation, photomasking, ion implantation, thin film deposition, etc.) Finished Wafer Wafer
More informationLecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
More informationMARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices
Hitachi Review Vol. 57 (2008), No. 3 127 MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Tadashi Terasaki Masayuki Tomita Katsuhiko Yamamoto Unryu Ogawa, Dr. Eng. Yoshiki Yonamoto,
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationSiC MOSFET Gate Oxide Breakdown From Extrinsic to Intrinsic
SiC MOSFET Gate Oxide Breakdown From Extrinsic to Intrinsic J. Chbili,3, Z. Chbili,, A. Matsuda, J. P. Campbell, K. Matocha 4, K. P. Cheung * ) NIST, MD ) George Mason University, VA 3) Laboratoire SSC,
More informationFABRICATION of MOSFETs
FABRICATION of MOSFETs CMOS fabrication sequence -p-type silicon substrate wafer -creation of n-well regions for pmos transistors, -impurity implantation into the substrate. -thick oxide is grown in the
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationMaking III-V contact with silicon substrates
106Technology focus: III-Vs on silicon Making III-V contact with silicon substrates High-speed logic, high-frequency/high-power transistors and photonics systems could benefit from marrying with silicon
More informationAdvanced CMOS Process Technology Part 3 Dr. Lynn Fuller
MICROELECTRONIC ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY Part 3 Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute of Technology 82
More informationIon Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very
Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very high voltages (10-600 KeV) Use analyzer to selection charge/mass
More informationNon-charge Storage Resistive Memory: How it works
Accelerating the next technology revolution Non-charge Storage Resistive Memory: How it works Gennadi Bersuker Copyright 2009 SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks
More informationNew Materials as an enabler for Advanced Chip Manufacturing
New Materials as an enabler for Advanced Chip Manufacturing Drive Innovation, Deliver Excellence ASM International Analyst and Investor Technology Seminar Semicon West July 10 2013 Outline New Materials:
More information3D Vertical RRAM. Henry (Hong-Yu) Chen, H.-S. Philip Wong Stanford University, CA, USA Collaborator: Peking University, China
3D Vertical RRAM Henry (Hong-Yu) Chen, H.-S. Philip Wong hongyuc@stanford.edu Stanford University, CA, USA Collaborator: Peking University, China Santa Clara, CA 1 What is RRAM? 0 : High Resistance State
More informationSupplementary Information
Supplementary Information Negative voltage modulated multi-level resistive switching by using a Cr/BaTiO x /TiN structure and quantum conductance through evidence of H 2 O 2 sensing mechanism Somsubhra
More informationStatus Report: Optimization and Layout Design of AGIPD Sensor
Status Report: Optimization and Layout Design of AGIPD Sensor Joern Schwandt, Jiaguo Zhang and Robert Klanner Institute for Experimental Physics, Hamburg University Jiaguo Zhang, Hamburg University 10th
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationCMOS Manufacturing Process
CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V
More informationVLSI Systems and Computer Architecture Lab
ΚΥΚΛΩΜΑΤΑ VLSI Πανεπιστήμιο Ιωαννίνων CMOS Technology Τμήμα Μηχανικών Η/Υ και Πληροφορικής 1 From the book: An Introduction ti to VLSI Process By: W. Maly ΚΥΚΛΩΜΑΤΑ VLSI Διάρθρωση 1. N well CMOS 2. Active
More informationPoint-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells
Point-contacting by Localised Dielectric Breakdown: A new approach for contacting solar cells SPREE Public Seminar 20 th February 2014 Ned Western Supervisor: Stephen Bremner Co-supervisor: Ivan Perez-Wurfl
More informationTHE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES
THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES L. Shon Roy K. Holland, PhD. October 2014 Materials Examples Process materials used to make semiconductor devices Gases
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More informationManufacturing Process
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 30, 2002 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten
More information2006 UPDATE METROLOGY
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS METROLOGY THE ITRS DEVED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING TO INDIVIDUAL PRODUCTS
More informationSchottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts
Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Christopher E. D. Chidsey Department of Chemistry Stanford University Collaborators: Paul C. McIntyre, Y.W. Chen, J.D. Prange,
More informationDesign, Fabrication, and Characterization of Nano-scale Cross-Point Hafnium Oxide-Based Resistive Random Access Memory
Design, Fabrication, and Characterization of Nano-scale Cross-Point Hafnium Oxide-Based Resistive Random Access Memory A Thesis Presented to The Academic Faculty By Noah Ellis In Partial Fulfillment Of
More informationMetallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
More informationEE-612: Lecture 28: Overview of SOI Technology
EE-612: Lecture 28: Overview of SOI Technology Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1)
More informationNiPt salicide process improvement for 28nm CMOS with Pt(10%) additive
NiPt salicide process improvement for 28nm CMOS with Pt(10%) additive Jerander Lai, Yi-Wei Chen, Nien-Ting Ho, Yu Shan Shiu, J F Lin Shuen Chen Lei, Nick ZH Chang, Ling Chun Chou, C C Huang, and J Y Wu
More informationAligned Carbon Nanofibre-Polymer Composite Membranes. CNT Growth and Manipulation. Eleanor Campbell Dept. of Physics, Göteborg University
Aligned Carbon Nanofibre-Polymer Composite Membranes CNT Growth and Manipulation Eleanor Campbell Dept. of Physics, Göteborg University Plasma CVD Growth Polymer/Nanofibre Composite Low ambient temperature
More informationNational Semiconductor LM2672 Simple Switcher Voltage Regulator
Construction Analysis National Semiconductor LM2672 Simple Switcher Voltage Regulator Report Number: SCA 9712-570 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationProcess Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationTri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering
Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering Jack Kavalieros, Brian Doyle, Suman Datta, Gilbert Dewey, Mark Doczy, Ben Jin, Dan Lionberger, Matthew
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationA New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat
1.1149/1.2727414, The Electrochemical Society A New Liquid Precursor for Pure Ruthenium Depositions J. Gatineau, C. Dussarrat Air Liquide Laboratories, Wadai 28, Tsukuba city, Ibaraki Prefecture, 3-4247,
More informationDevelopment of Low Temperature Oxidation Process Using Ozone For VlSI
Development of Low Temperature Oxidation Process Using Ozone For VlSI Yudhvir Singh Chib Electronics & Communication Department, Thapar University, Patiala, India Abstract: With decreasing size of MOS
More informationMetallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
More informationSchottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers
Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Yoshihisa Ohishi 1, Kohei Noguchi 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kazuo Tsutsui 2, Nobuyuki Sugii
More informationRobust Systems for Scaled CMOS and Beyond
Robust Systems for Scaled CMOS and Beyond Subhasish Mitra Robust Systems Group Department of EE & Department of CS Stanford University Acknowledgment: Students & Collaborators Robust System Design Perform
More informationLecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1
Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated
More informationMotorola PC603R Microprocessor
Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationVisit
Practical Applications for Nano- Electronics by Vimal Gopee E-mail: Vimal.gopee@npl.co.uk 10/10/12 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the
More informationLecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
More informationSupplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2
Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2 based devices. (a) TEM image of the conducting filament in a SiO 2 based memory device used for SAED analysis. (b)
More informationNew Materials and Processes for Advanced Chip Manufacturing
New Materials and Processes for Advanced Chip Manufacturing Bob Hollands Director Technical Marketing EXANE BNP Paribas Tech Expert Access Event London June 27, 2013 Outline New Materials: Moore s Law
More informationLecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
More information3 Failure Mechanism of Semiconductor Devices
3 Failure Mechanism of Semiconductor Devices Contents 3.1 Reliability Factor and Failure Mechanism of Semiconductor Devices 3-1 3.1.1 Reliability factors 3-1 3.1.2 Failure factors and mechanisms of semiconductor
More informationAnalog Devices ADSP KS-160 SHARC Digital Signal Processor
Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationProtective Metal Oxides that Electronically Couple Catalysts to Efficient Light Absorbers
Protective Metal Oxides that Electronically Couple Catalysts to Efficient Light Absorbers Co-PI: Christopher Chidsey Personnel: Andrew Scheuermann, Olivia Hendricks, and Kyle Kemp Support: GCEP Leverage:
More informationCMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationFrom microelectronics down to nanotechnology.
From microelectronics down to nanotechnology sami.franssila@tkk.fi Contents Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationNON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT
NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL by BRIAN D. LEMME B.S., University of Nebraska-Lincoln, 2000 A REPORT submitted in partial fulfillment of the requirements for the degree
More informationHei Wong.
Defects and Disorders in Hafnium Oxide and at Hafnium Oxide/Silicon Interface Hei Wong City University of Hong Kong Email: heiwong@ieee.org Tokyo MQ2012 1 Outline 1. Introduction, disorders and defects
More informationMorphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate
Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(1) Substrate Fan Wu Microelectronics Center, Medtronic Inc., Tempe, AZ 85261 James E. Morris Department of Electrical
More informationA Novel Body-tied Silicon-On-Insulator(SOI) n-channel metal-oxide-semiconductor. Field-Effect Transistor with Grounded Body Electrode
ETRI Journal, volume 17, number 4, January 1996 1 A Novel Body-tied Silicon-On-Insulator(SOI) n-channel Metal-Oxide-Semiconductor Field-Effect Transistor with Grounded Body Electrode Won-Gu Kang, Jong-Son
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationIon Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,
Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +, 2+ or 3+ ionization) Use analyzer to selection charge/mass
More informationNiOx based resistive random access memories
The University of Toledo The University of Toledo Digital Repository Theses and Dissertations 2012 NiOx based resistive random access memories Madhumita Chowdhury The University of Toledo Follow this and
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationSurface Plasmon Resonance Analyzer
Surface Plasmon Resonance Analyzer 5 6 SPR System Based on Microfluidics Wide Dynamic Range Kinetic Analysis by Detection of Association /Dissociation of Bio-Molecules Measuring of Mass Change below
More information(51) Int Cl.: H01L 29/66 ( ) H01L 29/47 ( ) H01L 29/82 ( ) G11C 11/16 ( ) H01L 43/08 ( ) H01L 27/22 (2006.
(19) TEPZZ_6Z _68B_T (11) EP 1 603 168 B1 (12) EUROPEAN PATENT SPECIFICATION (4) Date of publication and mention of the grant of the patent: 11.01.17 Bulletin 17/02 (21) Application number: 04704734. (22)
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationChang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:
10.1149/1.3700903 The Electrochemical Society Impact of High-κ TaO x Thickness on the Switching Mechanism of Resistive Memory Device Using IrO x /TaO x /WO x /W Structure A. Prakash a, S. Maikap a,*, W.
More informationLaser Spike Annealing for sub-20nm Logic Devices
Laser Spike Annealing for sub-20nm Logic Devices Jeff Hebb, Ph.D. July 10, 2014 1 NCCAVS Junction Technology Group Semicon West Meeting July 10, 2014 Outline Introduction Pattern Loading Effects LSA Applications
More informationPrecursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides
Precursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides Abstract Roy Gordon Gordon@chemistry.harvard.edu, Cambridge, MA To achieve ALD s unique characteristics, ALD precursors must
More informationFirst Commercial Demonstration of an Emerging Memory Technology for Embedded flash using CBRAM
adesto TECHNOLOGIES First Commercial Demonstration of an Emerging Memory Technology for Embedded flash using CBRAM P. Blanchard, C. Gopalan, J. Shields, W. Lee, Y. Ma, S. Park, B. Guichet, S. Hsu, T. Gallo,
More informationImprovement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs
Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com
More informationControlled Growth, Patterning and Placement of Carbon Nanotube Thin Films
Controlled Growth, Patterning and Placement of Carbon Nanotube Thin Films V. K. Sangwan a,b * #, V. W. Ballarotto b, D. R. Hines b, M. S. Fuhrer a, and E. D. Williams a,b a Center for Nanophysics and Advanced
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationStudy of a Thermal Annealing Approach for Very High Total Dose Environments
Study of a Thermal Annealing Approach for Very High Total Dose Environments S. Dhombres 1-2, J. Boch 1, A. Michez 1, S. Beauvivre 2, D. Kraehenbuehl 2, F. Saigné 1 RADFAC 2015 26/03/2015 1 Université Montpellier,
More informationNagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan
Improvement of Interface Properties of W/La O 3 /Si MOS Structure Using Al Capping Layer K. Tachi a, K. Kakushima b, P. Ahmet a, K. Tsutsui b, N. Sugii b, T. Hattori a, and H. Iwai a a Frontier Collaborative
More informationIntel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationSUMMiT V Five Level Surface Micromachining Technology Design Manual
SUMMiT V Five Level Surface Micromachining Technology Design Manual Version 1.3 09/22/2005 MEMS Devices and Reliability Physics Department Microelectronics Development Laboratory Sandia National Laboratories
More informationCharacterization of the Vertical Position of the Trapped Charge in Charge-trap Flash Memory
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.167 ISSN(Online) 2233-4866 Characterization of the Vertical Position
More informationBasic Opamp Design and Compensation. Transistor Model Summary
Basic Opamp Design and Compensation David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide of 37 General Constants Transistor charge Boltzman constant Transistor Model Summary
More informationEffect of High Pressure Deuterium Annealing on Performance and Reliability of MOSFETs with High-k Gate Dielectrics and Metal Gate
Effect of High Pressure Deuterium Annealing on Performance and Reliability of MOSFETs with High-k Gate Dielectrics and Metal Gate H. Park, M. Chang, H. Yang, M. S. Rahman, M. Cho, B.H. Lee*, R. Choi*,
More informationLow temperature deposition of thin passivation layers by plasma ALD
1 Low temperature deposition of thin passivation layers by plasma ALD Bernd Gruska, SENTECH Instruments GmbH, Germany 1. SENTECH in brief 2. Low temperature deposition processes 3. SENTECH SI ALD LL System
More informationMOS Gate Dielectrics. Outline
MOS Gate Dielectrics Outline Scaling issues Technology Reliability of SiO 2 Nitrided SiO 2 High k dielectrics 42 Incorporation of N or F at the Si/SiO 2 Interface Incorporating nitrogen or fluorine instead
More informationReliability enhancement of phase change
Reliability enhancement of phase change memory for neuromorphic applications SangBum Kim, Ph.D. Research Staff Member Novel memory and cognitive applications IBM T.J. Watson Research Center SangBum.Kim@us.ibm.com
More informationThin Wafers Bonding & Processing
Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These
More informationAl 2 O 3 SiO 2 stack with enhanced reliability
Al 2 O 3 SiO 2 stack with enhanced reliability M. Lisiansky, a A. Fenigstein, A. Heiman, Y. Raskin, and Y. Roizin Tower Semiconductor Ltd., P.O. Box 619, Migdal HaEmek 23105, Israel L. Bartholomew and
More informationALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology
ALD and CVD of Copper-Based Metallization for Microelectronic Fabrication Yeung Au, Youbo Lin, Hoon Kim, Zhengwen Li, and Roy G. Gordon Department of Chemistry and Chemical Biology Harvard University Introduction
More informationSt.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY,
PRESENTED BY S.SRIKANTH REDDY Y.MARUTHI III B.tech III.B.tech Sri.prince087@gmail.com St.JOHNS COLLEGE OF ENGINEERING AND TECHNOLOGY, YERRAKOTA, YEMIGANUR, KURNOOL (Dist), ANDHRA PRADESH. ABSTRACT VLSI
More informationTSMC Property. ConFab. Bridging the Fabless-Foundry Gap. BJ Woo. Sr. Director Business Development TSMC TSMC, Ltd
ConFab Bridging the Fabless-Foundry Gap BJ Woo Sr. Director Business Development TSMC 2 Outline Fabless Requirements Technology Scaling Challenges IP Quality Foundry Integrated Manufacturing Value Summary
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationX-ray Photoelectron Spectroscopy
X-ray Photoelectron Spectroscopy X-ray photoelectron spectroscopy (XPS) is a non-destructive technique used to analyze the elemental compositions, chemical and electronic states of materials. XPS has a
More information