Electrical properties of AlN thin films prepared by ion beam enhanced deposition
|
|
- Evan Singleton
- 6 years ago
- Views:
Transcription
1 Surface & Coatings Technology 196 (2005) Electrical properties of AlN thin films prepared by ion beam enhanced deposition Zhenghua An a,b, Chuanling Men b, Zhengkui Xu a, Paul K. Chu a, *, Chenglu Lin b a Department of Physics and Material Science, City University of Hong Kong, Tat Chee Avenue, Kowloon, Hong Kong b State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai , China Available online 3 October 2004 Abstract Aluminum nitride (AlN) thin films prepared by ion beam enhanced deposition (IBED) have desirable properties as the buried dielectric in silicon-on-insulator substrates. In this work, the electrical properties of IBED deposited AlN films were investigated. Our results show that the electrical properties of AlN films deteriorate with increasing Al evaporation rate. The film deposited at a deposition rate of 0.05 nm/s exhibits good insulating properties and its breakdown field is 2.1 MV/cm. After thermal treatment, the breakdown field exceeds 4 MV/cm and the leakage current is reduced about 60 times. Capacitance Voltage (C V) results corroborate that the AlN film possesses an extremely low density of trapped charges. However, the density of the interfacial states inside the bandgap is relatively high in the non-abrupt AlN/Si interface region but they can be partially reduced by high-temperature annealing. D 2004 Elsevier B.V. All rights reserved. Keywords: Aluminum nitride (AlN); Electrical property; Ion beam enhanced deposition (IBED) 1. Introduction Aluminum nitride (AlN) having a wide bandgap of 6.3 ev is a promising dielectric material. For instance, it can serve as the gate dielectric in high voltage, high power electronic devices made on SiC substrates [1,2]. Aluminum nitride is also being investigated as a substitute for the silicon dioxide buried layer in silicon-on-insulator (SOI) substrates due to its low thermal expansion coefficient, high breakdown dielectric strength, and high chemical and thermal stability [3,4]. In particular, the thermal conductivity of AlN is almost 200 times higher than that of SiO 2 (3.2 W cm 1 K 1 for AlN compared to W cm 1 K 1 for silicon dioxide). The buried silicon dioxide layer (BOX) in traditional SOI structures can lead to severe self-heating effects (SHE) [5], * Corresponding author. Tel.: ; fax: / address: paul.chu@cityu.edu.hk (P.K. Chu). especially for applications where high work voltages and/or high power are required. The excellent thermal conductivity of AlN layer can greatly reduce SHE and AlN-SOI is thus more superior in high voltage, high power applications. In our previous work [4], SOI structures with buried AlN insulating layers were fabricated by means of the ion-cut process [6]. The starting AlN thin films were prepared by ion-beam enhanced deposition (IBED). However, the electrical properties of the AlN films prepared by IBED have not yet been examined and there have been few reports on the electrical properties of the sandwiched AlN films in SOI structures. Previous works on electrical properties of AlN primarily focused on AlN films prepared by magnetron sputtering [7] and chemical vapor deposition (CVD) [8]. In the work reported here, the electrical properties of AlN films prepared by IBED are systematically studied. This particular study is important because IBED that is a common technique for many other thin films may result in different film microstructures and consequently different electrical properties /$ - see front matter D 2004 Elsevier B.V. All rights reserved. doi: /j.surfcoat
2 Z. An et al. / Surface & Coatings Technology 196 (2005) Experimental One hundred-millimeter diameter p-type Si (100) (1 3 V) wafers were first cleaned with a standard RCA procedure. AlN films were deposited on these wafers by electron beam evaporation of Al and simultaneous bombardment by nitrogen ions. In our IBED system (Eaton Z- 2000), an electron beam was employed to evaporate high purity Al (99.999%). The evaporation rate of Al could be adjusted from 0.05 to 0.5 nm/s. A Kaufman ion source was employed to produce a nitrogen ion beam composed of roughly 60% N + 2 and 40% N +. The bombarding energy was 20 kev and ion flux density was 25 AA/cm 2. Prior to deposition, the vacuum chamber was pumped to a base pressure of about Pa. During the IBED process, nitrogen gas was introduced into the chamber to a working pressure of about Pa and the wafers were maintained at 700 8C. The combination of Al evaporation and N ion implantation produced the AlN thin films. After deposition, the samples were cut into small pieces for analysis and some samples also underwent annealing at temperatures of 800, 900, 1000 and C, respectively, under nitrogen for 60 min. The annealing temperatures were chosen according to the requirements of device fabrication in microelectronics, and the highest one, C, is a typical temperature used to enhance the bonding strength of SOI substrates produced by the ion-cut process. Spreading resistance profiling (SRP) was utilized to examine the insulating properties of the AlN films. For the electrical measurements, Al dots (12 mm 2 ) were evaporated onto the AlN films in vacuum using a shadow mask technique. For the backside contact, Al was evaporated immediately after an HF clean to remove the native oxide. Current voltage (I V), capacitance voltage (C V) and capacitance frequency (C F) tests were performed. 3. Results and discussion The SRP results acquired from the AlN films deposited at different evaporation rates are depicted in Fig. 1. A spreading resistance higher than 10 8 V (exceeding the measurement range of the SRP apparatus) is found from the surface to a depth of around 250 nm for the film deposited at a rate of 0.05 nm/s [curve (a) in Fig. 1], indicating the best insulating properties among the group. The spreading resistance drops to 10 3 V after a depth of 250 nm corresponding to the Si substrate. Curve (b) in Fig. 1 shows the SRP of the AlN film deposited at 0.1 nm/s and is similar to that of the one deposited at 0.05 nm/s, but its surface spreading resistance is smaller by one to two orders of magnitude. Curve (c) in Fig. 2, the SRP of the film deposited at 0.25 nm/s, exhibits a reversed trend. The surface spreading resistance is two to three orders of magnitude lower than that of the Si substrate. Our results indicate clearly that the spreading resistance of AlN films Fig. 1. Spreading resistance profiles of AlN films deposited using different evaporation rates Al: (a) 0.05 nm/s; (b) 0.1 nm/s; (c) 0.25 nm/s. decreases with increasing Al evaporation rate. This can be correlated to the Al/N ratio in the films. Previous studies [9] show that the Al/N ratio increases with the Al evaporation rate. In the film deposited at the highest rate [curve (c)], Al enrichment renders the film more conductive. The deterioration of the spreading resistance with increasing Al evaporation rate shows that a small Al evaporation rate is more appropriate for AlN fabrication as far as the electrical properties are concerned in spite of the low deposition rate. The electrical breakdown property influences the long term device reliability and lifetime. The I V characteristics of the AlN films deposited at 0.05 and 0.1 nm/s are displayed in Fig. 2(a) and (b), respectively. The breakdown voltage of the former film is about 53 V and the breakdown field is calculated to be 2.1 MV/cm. This breakdown field compares reasonably well with previously reported results. For instance, AlN films deposited by metal organic chemical vapor deposition exhibit breakdown fields in the range of 1 2 MV/cm [10], whereas RF magnetron sputtered films typically have a breakdown field as high as 6 MV/cm [11,12]. However, for the film deposited at 0.1 nm/s, the calculated breakdown field is only about 0.3 MV/cm. The poorer performance is consistent with the SRP results aforementioned and our previous study on the Al/N atomic ratio [9]. Fig. 3 displays the I V characteristics of the AlN film deposited at 0.05 nm/s and subsequently annealed. No abrupt current increase is observed for all the annealed samples and it suggests the AlN films have not been broken down during the test. In other words, the breakdown voltage is larger than 100 V (exceeding the measurement range of our apparatus), and thus the breakdown field is definitely larger than 4 MV/cm that approaches the value achieved by RF magnetron sputtered AlN films [11]. The leakage currents at 40 V for the as-deposited and annealed AlN films are comparable. The leakage current measured from the as-deposited AlN film at 40 V is about A, and it decreases to ~110 6 A after annealing. Thus, the high-
3 132 Z. An et al. / Surface & Coatings Technology 196 (2005) Fig. 2. I V characteristics of AlN films deposited at: (a) 0.05 nm/s, (b) 0.1 nm/s. temperature annealing process reduces the leakage current by about 60 times. The large leakage current in the asdeposited AlN film could be due to the high defects/damage density arising from high energy ion bombardment and these defects can be partially removed by the heat treatment. The C V characteristics of the as-deposited AlN film (0.05 nm/s deposition rate) and the same film after 800 8C annealing are exhibited in Fig. 4(a) and (b), respectively. The solid lines and dotted ones indicate different sweep directions. They are different from the ideal curve expected from a standard metal/insulator/semiconductor (MIS) structure. The curve shape changes with different frequencies used in the measurement. It may be due to the complicated Fig. 3. I V characteristics of AlN films deposited at 0.05 nm/s and annealed at 800, 900, 1000 and C, respectively, under flowing N 2 for 60 min. Fig. 4. C V characteristics of: (a) the AlN film deposited at 0.05 nm/s (acquired at 10 khz) and (b) same sample after annealing at 800 8C (acquired at 3 khz). interfacial region that will be discussed later in this paper. As a matter of fact, in previous reports on the C V characteristics of AlN films, other researchers also fail to fully explain their results [7,8,13]. However, no clear hysteresis can be identified in our C V results and it is different from AlN films deposited by MOCVD [8] and sputtering [13]. Our results suggest that the trapped charge density in our films is extremely low. It can be inferred that the densities of both the interfacial trapped charges and the nitride equivalent of fixed oxide charges are low in our films since they are the main trapped charges causing C V hysteresis [14]. This advantage leads us to believe that IBED may be the better method with respect to the performance of the finished electronic devices. The C F characteristics of the as-deposited AlN film (0.05 nm/s deposition rate) and that after 800 8C annealing films at +3 V are shown in Fig. 5(a) and (b), respectively. The capacitance at low frequencies is considerably higher than that at high frequencies. The capacitance versus frequency curves exhibit well-defined plateaus at both low and high frequencies. In order to interpret the C V and C F results, high-resolution transmission electron microscopy (HRTEM) was performed and Fig. 6 shows the HRTEM image of the interfacial region between the AlN and Si substrate. It can be observed that the interface is not sharp at all, and an interfacial region with a thickness of several nanometers exists. This is actually not surprising since
4 Z. An et al. / Surface & Coatings Technology 196 (2005) Fig. 5. C F characteristics of: (a) AlN film deposited at 0.05 nm/s and (b) same film after annealing at 800 8C. The applied voltage is +3 V. energetic nitrogen ion bombardment is used during deposition to enhance ion mixing and film adhesion. This is an inevitable consequence of IBED. The interfacial region between the amorphous AlN layer and single crystalline Si substrate is almost amorphous but contains certain orderly sub-structures that appear to originate from the original Si lattice (lower side of the TEM micrograph). This interfacial structure has a definite influence on the interfacial defect density and consequently the electrical properties, and as a result, our experimental results deviate from that of an ideal MIS structure. Sakhaf and Schmeits [15] have reported on the C F characteristics of semiconductors hetero-junctions with continuous distribution of the interfacial states inside the gap, and their theory can be applied to this study as well. In Fig. 5, the two plateaus with different capacitance values indicate the presence of interfacial defect states. The constant value up to 10 4 Hz is usually labeled C 0 in the literature and the value that reaches around Hz is labeled as C inf when bulk defects are studied [16]. The line shape exhibited in Fig. 5(a) can be explained as follows. Up to 10 4 Hz, the interfacial states that are responsible for the transitions between the valence or conduction bands follow the modulation of the applied voltage. Above 10 4 Hz, their response is considerably reduced and beyond 10 6 Hz, none of the defect state is able to react to the applied voltage. The cutoff frequency, F ct [defined by C( F ct ) C inf =(C 0 C inf )/2] in this case is 10 5 Hz. For the annealed samples [Fig. 5(b)], different C 0 values are obtained but the C inf values are almost unchanged. This is because unlike C 0, C inf is independent of the interfacial states. The cutoff at 10 7 Hz corresponds to the RC cutoff frequency of the junction. These curves approach the ideal one for a defect-free Al/Si structure that resembles a straight line with constant capacitance up to the RC cutoff frequency. Our data indicate that the interfacial states are partially removed by annealing. The decreasing C 0 values with increasing annealing temperature show that more defect states are Fig. 6. High-resolution transmission electron microscopy (HRTEM) image of the interface between the IBED AlN film and Si substrate.
5 134 Z. An et al. / Surface & Coatings Technology 196 (2005) removed by annealing at higher temperature whereas the shift of F ct may be caused by the evolution of the remaining interfacial states. 4. Conclusion In this work, the electrical properties of AlN films deposited by ion beam enhanced deposition were investigated. The insulating properties of the AlN films deteriorate with increasing Al evaporation rate. The film deposited at an Al evaporation rate of 0.05 nm/s exhibits the best insulating property and its breakdown field is 2.1 MV/cm. After annealing, the breakdown field exceeds 4 MV/cm and the leakage current is reduced by about 60 times. Capacitance voltage (C V) results show that the trapped charges density in the AlN film deposited at 0.05 nm/s are extremely low. Therefore, a low Al evaporation rate combined with high-temperature annealing is the preferred condition for AlN films used as the dielectric layer in silicon-on-insulator substrates for high power, high voltage microelectronic devices. However, owing to ion mixing, the AlN/Si interface is broadened and the interfacial defect states must be controlled carefully. Acknowledgements This work was jointly supported by Hong Kong Research Grants Council (RGC) Competitive Earmarked Research Grants (CERG) No. CityU 1137/03E City University of Hong Kong Strategic Research Grant (SRG) # , the special Funds for major state Basic Research projects No. G , as well as the National Nature Science Foundation of China under grant No and References [1] M.O. Aboelfotoh, R.S. Kern, S. Tanaka, R.F. Davis, C.I. Harris, Appl. Phys. Lett. 69 (1996) [2] K.S. Stevens, M. Kinniburgh, A.F. Schwartzman, A. Ohtani, R. Beresford, Appl. Phys. Lett. 66 (1995) [3] S. Bengtsson, M. Bergh, M. Choumas, C. Olesen, K.O. Jeppson, Jpn. J. Appl. Phys. 35 (1996) [4] C.L. Men, Z. Xu, Z.H. An, P.K. Chu, Q. Wan, X.Y. Xie, C.L. Lin, Appl. Surf. Sci. 199 (2002) 287. [5] R. Awadallah, J.S. Yuan, Int. J. Electron. 86 (1999) 707. [6] X. Lu, S.S.K. Iyer, C.M. Hu, N.W. Cheung, J. Min, Z.N. Fan, P.K. Chu, Appl. Phys. Lett. 71 (1997) [7] I.C. Oliveira, M. Massi, S.G. Sanos, C. Otani, H.S. Maciel, R.D. Mansano, Diamond Relat. Mater. 10 (2001) [8] C.L. Aardahl, J.W. Rogers Jr., H.K. Yun, Y. Ono, D.J. Tweet, S.-T. Hsu, Thin Solid Films 346 (1999) 174. [9] C.L. Men, Z. Xu, Z.H. Zheng, X.Z. Duo, M. Zhang, C.L. Lin, Chin. Phys. Lett. 18 (2001) [10] K. Tsubouchi, N. Mikoshiba, IEEE Trans. Sonics Ultrason. 32 (1985) 634. [11] E.V. Gerova, N.A. Ivanov, K.I. Kirov, Thin Solid Films 81 (1981) 201. [12] A. Fathimulla, A.A. Lakhani, J. Appl. Phys. 54 (1983) [13] T. Adam, J. Kolodzey, C.P. Swann, M.W. Tsao, J.F. Rabolt, Appl. Surf. Sci (2001) 428. [14] S.M. Sze, Physics of Semiconductor Devices, Wiley-Interscience, New York, 1981, p [15] M. Sakhaf, M. Schmeits, J. Appl. Phys. 80 (1996) [16] W.G. Oldham, S.S. Naik, Solid-State Electron. 15 (1972) 1085.
Fabrication of silicon-on-aln novel structure and its residual strain characterization
Journal of Crystal Growth 244 (2002) 27 32 Fabrication of silicon-on-aln novel structure and its residual strain characterization Zhenghua An a,c, *, Chuanling Men b, Xinyun Xie a, Miao Zhang a, Paul K.
More informationHydrogen-induced surface blistering of sample chuck materials in hydrogen plasma immersion ion implantation
Hydrogen-induced surface blistering of sample chuck materials in hydrogen plasma immersion ion implantation Paul K. Chu a) and Xuchu Zeng Department of Physics and Materials Science, City University of
More informationMicrostructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted deposition
Nuclear Instruments and Methods in Physics Research B 206 (2003) 357 361 www.elsevier.com/locate/nimb Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted
More informationCharacteristics of interface between Ta 2 O 5 thin film and Si (100) substrate
urface & Coatings Technology 2 (25) 1714 1718 www.elsevier.com/locate/surfcoat Characteristics of interface between 2 5 thin film and (1) substrate A.P. Huang, Paul K. Chu * Department of Physics and Materials
More information2007 IEEE International Conference on Electron Devices and Solid-State Circuits
Proceedings 2007 IEEE International Conference on Electron Devices and Solid-State Circuits ~ December 20-22, 2007 Tayih Landis Hotel, Tainan, Taiwan Volume I Aluminium Incorporation in Lanthanum Oxide
More informationHeterostructures of Oxides and Semiconductors - Growth and Structural Studies
Heterostructures of Oxides and Semiconductors - Growth and Structural Studies Beamline 17B1 W20 X-ray Scattering beamline Authors M. Hong and J. R. Kwo National Tsing Hua University, Hsinchu, Taiwan H.
More informationAl/AlN/Si MIS Structures with Pulsed-Laser-Deposited AlN Films as Gate Dielectrics: Electrical Properties
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 3, 2007, 251 259 Al/AlN/Si MIS Structures with Pulsed-Laser-Deposited AlN Films as Gate Dielectrics: Electrical Properties S. SIMEONOV
More informationImprovement of interfacial and dielectric properties of sputtered Ta 2 O 5 thin films by substrate biasing and the underlying mechanism
JOURNAL OF APPLIED PHYSICS 97, 114106 2005 Improvement of interfacial and dielectric properties of sputtered Ta 2 O 5 thin films by substrate biasing and the underlying mechanism A. P. Huang and Paul K.
More informationHighly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma
Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma Jam-Wem Lee 1, Yiming Li 1,2, and S. M. Sze 1,3 1 Department of Nano Device Technology, National Nano Device Laboratories, Hsinchu,
More informationFabrication and characteristics of novel microelectronic structures fabricated by plasma-based techniques
Surface & Coatings Technology 201 (2007) 6745 6751 www.elsevier.com/locate/surfcoat Fabrication and characteristics of novel microelectronic structures fabricated by plasma-based techniques Ricky K.Y.
More informationExtended Abstracts of the Sixth International Workshop on Junction Technology
IWJT-2006 Extended Abstracts of the Sixth International Workshop on Junction Technology May.15-16, 2006, Shanghai, China Editors: Yu-Long Jiang, Guo-Ping Ru, Xin-Ping Qu, and Bing-Zong Li IEEE Press IEEE
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationPre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy
Ž. Surface and Coatings Technology 131 000 465 469 Pre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy Ha Jin Kim, Ho-Sun Paek, Ji-Beom Yoo Department
More informationMicrostructure and electrical properties of Al 2 O 3 ZrO 2 composite films for gate dielectric applications
Thin Solid Films 476 (2005) 312 316 www.elsevier.com/locate/tsf Microstructure and electrical properties of Al 2 O 3 ZrO 2 composite films for gate dielectric applications Ming Zhu a,b, Peng Chen a, Ricky
More informationARTICLE IN PRESS. Materials Science in Semiconductor Processing
Materials Science in Semiconductor Processing ] (]]]]) ]]] ]]] Contents lists available at ScienceDirect Materials Science in Semiconductor Processing journal homepage: www.elsevier.com/locate/mssp High-dielectric
More informationRuthenium Oxide Films Prepared by Reactive Biased Target Sputtering
Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering Hengda Zhang Anthony Githinji 1. Background RuO2 in both crystalline and amorphous forms is of crucial importance for theoretical as
More information566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting
Vol 14 No 3, March 2005 cfl 2005 Chin. Phys. Soc. 1009-1963/2005/14(03)/0565-06 Chinese Physics and IOP Publishing Ltd Effect of the technology of implanting nitrogen into buried oxide on the radiation
More informationEffects of post-metallization annealing of high-k dielectric thin films grown by MOMBE
Microelectronic Engineering 77 (2005) 48 54 www.elsevier.com/locate/mee Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Minseong Yun a, Myoung-Seok Kim a, Young-Don
More informationAtomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water
Atomic-Layer-Deposition of HfO 2 on Si and Ge Substrates from Hafnium Tetrakis(diethylamino) and Water Shiyang Zhu and Anri Nakajima Reserach Center for Nanodevices and Systems, Hiroshima University, 1-4-2
More informationInfluence of Underlayer on Crystallography and Roughness of Aluminum Nitride Thin Film Reactively Sputtered by Ion-Beam Kaufman Source
Influence of Underlayer on Crystallography and Roughness of Aluminum Nitride Thin Film Reactively Sputtered by Ion-Beam Kaufman Source GABLECH Imrich 1,*, SVATOŠ Vojtěch 1,, PRÁŠEK Jan 1,, HUBÁLEK Jaromír
More informationCharacterization of carbon nitride thin films deposited by microwave plasma chemical vapor deposition
Ž. Surface and Coatings Technology 17 000 60 65 Characterization of carbon nitride thin films deposited by microwave plasma chemical vapor deposition Y.P. Zhang a,, Y.S. Gu a, X.R. Chang a, Z.Z. Tian a,
More informationX-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition
X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationGrowth of Gate Oxides on 4H SiC by NO at Low Partial Pressures
Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures Author Haasmann, Daniel, Dimitrijev, Sima, Han, Jisheng, Iacopi, Alan Published 214 Journal Title Materials Science Forum DOI https://doi.org/1.428/www.scientific.net/msf.778-78.627
More informationNitrogen Incorporation into Hafnium Oxide Films by Plasma Immersion Ion Implantation
Japanese Journal of Applied Physics Vol. 46, No. 5B, 27, pp. 3234 3238 #27 The Japan Society of Applied Physics Nitrogen Incorporation into Hafnium Oxide Films by Plasma Immersion Ion Implantation Banani
More informationInterface Properties of La-silicate MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT
ECS-PRiME 2012, Hawaii Interface Properties of MOS Capacitors with Tungsten Carbide Gate Electrode for Scaled EOT K. Tuokedaerhan a, R. Tan c, K. Kakushima b, P. Ahmet a,y. Kataoka b, A. Nishiyama b, N.
More informationState of the art quality of a GeOx interfacial passivation layer formed on Ge(001)
APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors
More informationEffect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*
International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationSilicon carbide formation by methane plasma immersion ion implantation into silicon
Silicon carbide formation by methane plasma immersion ion implantation into silicon Zhenghua An, a) Ricky K. Y. Fu, and Peng Chen Department of Physics and Materials Science, City University of Hong Kong,
More informationLow temperature formation of nc-si by ICP-CVD with internal antenna. A. Tomyo, H. Kaki, E. Takahashi, T. Hayashi, K. Ogata
Low temperature formation of nc-si by ICP-CVD with internal antenna A. Tomyo, H. Kaki, E. Takahashi, T. Hayashi, K. Ogata Process Research Center, R & D Laboratories, Nissin Electric Co., Ltd., Umezu,
More informationCharacterization and control of defect states of polycrystalline silicon thin film transistor fabricated by laser crystallization
Journal of Non-Crystalline Solids 299 302 (2002) 1321 1325 www.elsevier.com/locate/jnoncrysol Characterization and control of defect states of polycrystalline silicon thin film transistor fabricated by
More informationHigh Density Iron Silicide Nanodots Formed by Ultrathin SiO 2 Film Technique
Available online at www.sciencedirect.com Procedia Engineering 36 (2012 ) 382 387 IUMRS-ICA 2011 High Density Iron Silicide Nanodots Formed by Ultrathin SiO 2 Film Technique Yoshiaki Nakamura a,b* a Graduate
More informationCHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:
Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More information1. Introduction. 2. Experiments. Paper
Paper Novel Method of Improving Electrical Properties of Thin PECVD Oxide Films by Fluorination of Silicon Surface Region by RIE in RF CF 4 Plasma Małgorzata Kalisz, Grzegorz Głuszko, and Romuald B. Beck
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationSummary and Scope for further study
Chapter 6 Summary and Scope for further study 6.1 Summary of the present study Transparent electronics is an emerging science and technology field concentrated on fabricating invisible electronic circuits
More informationFabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells
Fabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells Abstract The intrinsic and n-type amorphous silicon (a-si) thin layers of the p-type substrate HIT solar cells were fabricated by plasma
More informationALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water
ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water Philippe P. de Rouffignac, Roy G. Gordon Dept. of Chemistry,, Cambridge, MA gordon@chemistry.harvard.edu (617) 495-4017
More informationDeposited by Sputtering of Sn and SnO 2
Journal of the Korean Ceramic Society Vol. 49, No. 5, pp. 448~453, 2012. http://dx.doi.org/10.4191/kcers.2012.49.5.448 Comparative Study of Nitrogen Incorporated SnO 2 Deposited by Sputtering of Sn and
More informationElectrical properties of thin rf sputtered aluminum oxide films
Materials Science and Engineering B 109 (2004) 99 103 Electrical properties of thin rf sputtered aluminum oxide films M. Voigt, M. Sokolowski Institut für Physikalische und Theoretische Chemie der Universität
More informationMaterials Characterization
Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived
More informationSTUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE
STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE Abstract ANA NEILDE R. DA SILVA, NILTON MORIMOTO, OLIVIER BONNAUD* neilde@lsi.usp.br - morimoto@lsi.usp.br
More informationElectrical properties of thin rf sputtered aluminum oxide films
Materials Science and Engineering Bxxx (2004) xxx xxx Electrical properties of thin rf sputtered aluminum oxide films M. Voigt, M. Sokolowski Institut für Physikalische und Theoretische Chemie der Universität
More informationOptically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen
Ž. Applied Surface Science 161 2000 54 60 www.elsevier.nlrlocaterapsusc Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen Andreas Othonos a,),
More informationPreparation of PZT(53/47) thick films deposited by a dip-coating process
Microelectronic Engineering 66 (003) 865 871 www.elsevier.com/ locate/ mee Preparation of PZT(53/47) thick s deposited by a dip-coating process * Xi-Yun He, Ai-Li Ding, Xin-Sen Zheng, Ping-Sun Qiu, Wei-Gen
More informationPassivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating
Jpn. J. Appl. Phys. Vol. 39 (2000) pp. 2492 2496 Part, No. 5A, May 2000 c 2000 The Japan Society of Applied Physics Passivation of O 2 / Interfaces Using High-Pressure-H 2 O-Vapor Heating Keiji SAKAMOTO
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationA Nano-thick SOI Fabrication Method
A Nano-thick SOI Fabrication Method C.-H. Huang 1, J.T. Cheng 1, Y.-K. Hsu 1, C.-L. Chang 1, H.-W. Wang 1, S.-L. Lee 1,2, and T.-H. Lee 1,2 1 Dept. of Mechanical Engineering National Central University,
More informationEffect of plasma treatment on the microstructure and electrical properties of MIM capacitors with PECVD silicon oxide and silicon nitride
J Mater Sci (2007) 42:941 947 DOI 10.1007/s10853-006-0012-0 Effect of plasma treatment on the microstructure and electrical properties of MIM capacitors with PECVD silicon oxide and silicon nitride Chia-Cheng
More informationThermal annealing effects on the structure and electrical properties of Al 2 O 3 gate dielectrics on fully depleted SiGe on insulator
Thermal annealing effects on the structure and electrical properties of Al 2 O 3 gate dielectrics on fully depleted SiGe on insulator Zengfeng Di, a Miao Zhang, Weili Liu, Qinwo Shen, Suhua Luo, a Zhitang
More informationEffect of negative rf bias on electrophotographic properties of hard diamond-like carbon films deposited on organic photoconductors
J. Phys.: Condens. Matter 10 (1998) 7835 7841. Printed in the UK PII: S0953-8984(98)92663-7 Effect of negative rf bias on electrophotographic properties of hard diamond-like carbon films deposited on organic
More informationCrystalline Silicon Solar Cells With Two Different Metals. Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi
Crystalline Silicon Solar Cells With Two Different Metals Toshiyuki Sameshima*, Kazuya Kogure, and Masahiko Hasumi Tokyo University of Agriculture and Technology, 2-24-16 Naka-cho, Koganei, Tokyo 184-8588,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationFormation of High-quality Aluminum Oxide under Ion Beam Irradiation
15th International School-Conference New materials Materials of innovative energy: development, characterization methods and application Volume 2018 Conference Paper Formation of High-quality Aluminum
More information行政院國家科學委員會補助專題研究計畫成果報告
NSC89-2215-E-009-104 89 08 01 90 07 31 Fabrication and Characterization of Low-Temperature Polysilicon Thin Film Transistors with Novel Self-Aligned Sub-Gate Structures NSC89-2215-E009-104 (FID) self-aligned
More informationElectrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric
Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric K. Matano 1, K. Funamizu 1, M. Kouda 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, A. Nishiyama 2, N. Sugii
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationNagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan
Improvement of Interface Properties of W/La O 3 /Si MOS Structure Using Al Capping Layer K. Tachi a, K. Kakushima b, P. Ahmet a, K. Tsutsui b, N. Sugii b, T. Hattori a, and H. Iwai a a Frontier Collaborative
More informationChapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
More informationRadiation Tolerant Isolation Technology
Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction
More informationEtching Mask Properties of Diamond-Like Carbon Films
N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationRoman Chistyakov and Bassam Abraham Zond Inc/Zpulser LLC, Mansfield, MA
HIPIMS Arc-Free Reactive Sputtering of Non-conductive Films Using the ENDURA 200 mm Cluster Tool: Direct Comparison Between Pulsed DC Pinnacle Plus and HIPIMS Cyprium Roman Chistyakov and Bassam Abraham
More informationOxidation of Silicon
OpenStax-CNX module: m24908 1 Oxidation of Silicon Andrew R. Barron This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 note: This module was developed
More informationElevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide
Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide Zhihe XIA,2, Lei LU,2,3, Jiapeng LI,2, Zhuoqun FENG,2, Sunbin DENG,2, Sisi WANG,2, Hoi-Sing KWOK,2,3 and Man WONG*,2 Department
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationInfluence of thermal processing on the electrical characteristics of MOS capacitors on strained-silicon substrates
Influence of thermal processing on the electrical characteristics of MOS capacitors on strained-silicon substrates N. Kelaidis; D. Skarlatos; V. Ioannou-Sougleridis; C. Tsamis; Ph. Komninou; B. Kellerman
More informationPlasma-Enhanced Chemical Vapor Deposition
Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.
More informationPreparation and characterization of Co BaTiO 3 nano-composite films by the pulsed laser deposition
Journal of Crystal Growth 289 (26) 48 413 www.elsevier.com/locate/jcrysgro Preparation and characterization of Co BaTiO 3 nano-composite films by the pulsed laser deposition Wu Weidong a,b,, He Yingjie
More informationAgeing Resistance (12 years) of Hard and Oxidation Resistant SiBCN Coatings
Ageing Resistance (12 years) of Hard and Oxidation Resistant SiBCN Coatings Jiri Houska Department of Physics and NTIS - European Centre of Excellence, University of West Bohemia, Czech Republic Acknowledgment
More informationPassivation of InAs and GaSb with novel high dielectrics
Passivation of InAs and GaSb with novel high dielectrics Professor Minghwei HONG Department of Materials Science and Engineering, National Tsing Hua University 101, Section 2, Kuang-Fu Rd., Hsinchu, Taiwan,
More informationInvestigation of low-pressure elevated-temperature plasma immersion ion implantation of AISI 304 stainless steel
Investigation of low-pressure elevated-temperature plasma immersion ion implantation of AISI 304 stainless steel Xiubo Tian and Paul K. Chu a) Department of Physics and Materials Science, City University
More informationMETAL OXIDE SEMICONDUCTOR (MOS) DEVICES. Term Paper Topic: Hafnium-based High-K Gate Dielectrics
METAL OXIDE SEMICONDUCTOR (MOS) DEVICES Term Paper Topic: Hafnium-based High-K Gate Dielectrics AUTHOR KYAWTHETLATT Content 1. High-k Gate Dielectric introduction 3 2. Brief history of high-k dielectric
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationM. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima
Proceedings of 6th Thin Film Materials & Devices Meeting November 2-3, 2009, Kyoto, Japan http://www.tfmd.jp/ Characterization of SiO x /Si Interface Properties by Photo Induced Carrier Microwave Absorption
More informationDevelopment of High Voltage Silicon Carbide MOSFET Devices in KERI
Development of High Voltage Silicon Carbide MOSFET Devices in KERI 2014. 06. Kim, Sang Cheol (sckim@keri.re.kr) Power Semiconductor Device Research Center Korea Electrotechnology Research Institute Contents
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationRelationship between Microstructure and Vacuum Leak Characteristics of SiC Coating Layer
, pp.47-51 http://dx.doi.org/10.14257/astl.2015.117.11 Relationship between Microstructure and Vacuum Leak Characteristics of SiC Coating Layer Yootaek Kim 1 and Junwon Choi 2 1 Dept. of Materials Engineering,
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More information0HE, United Kingdom. United Kingdom , Japan
Tel. No.: 81-45-924-5357 Fax No.: 81-45-924-5339 e-mail: tkamiya@msl.titech.ac.jp Effects of Oxidation and Annealing Temperature on Grain Boundary Properties in Polycrystalline Silicon Probed Using Nanometre-Scale
More information2-1 Introduction The demand for high-density, low-cost, low-power consumption,
Chapter 2 Hafnium Silicate (HfSi x O y ) Nanocrystal SONOS-Type Flash Memory Fabricated by Sol-Gel Spin Coating Method Using HfCl 4 and SiCl 4 as Precursors 2-1 Introduction The demand for high-density,
More informationNickel precipitation at nanocavities in separation by implantation of oxygen
Nickel precipitation at nanocavities in separation by implantation of oxygen Miao Zhang Department of Physics and Material Sciences, City University of Hong Kong, 83 Tat Chee Avenue, Kowloon, Hong Kong
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationSynthesis of nanoscale CN x /TiAlN multilayered coatings by ion-beam-assisted deposition
Synthesis of nanoscale / multilayered coatings by ion-beam-assisted deposition M. Cao, D. J. Li, a and X. Y. Deng College of Physics and Electronic Information Science, Tianjin Normal University, Tianjin
More informationImplant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique
Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique Adam Bertuch a, Wesley Smith a, Ken Steeples a, Robert Standley b, Anca Stefanescu b, and Ron Johnson c a QC Solutions Inc.,
More informationChapter 2 OVERVIEW OF MEMS
6 Chapter 2 OVERVIEW OF MEMS 2.1 MEMS and Microsystems The term MEMS is an abbreviation of microelectromechanical system. MEMS contains components ofsizes in 1 micrometer to 1 millimeter. The core element
More informationGrowth Of TiO 2 Films By RF Magnetron Sputtering Studies On The Structural And Optical Properties
Journal of Multidisciplinary Engineering Science and Technology (JMEST) Growth Of TiO 2 Films By RF Magnetron Sputtering Studies On The Structural And Optical Properties Ahmed K. Abbas 1, Mohammed K. Khalaf
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationFabrication of high power GaN transistors F. Medjdoub CNRS - IEMN
Fabrication of high power GaN transistors F. Medjdoub CNRS - IEMN E. Dogmus, A. Linge, T. Defais, R. Kabouche, R. Pecheux, M. Zegaoui Lille city centre Where are we? National Network of Large Technological
More informationPhysical Vapor Deposition (PVD) Zheng Yang
Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide
More informationMore on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide
More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon
More informationCeramic Processing Research
Journal of Ceramic Processing Research. Vol. 11, No. 1, pp. 100~106 (2010) J O U R N A L O F Ceramic Processing Research Factors affecting surface roughness of Al 2 O 3 films deposited on Cu substrates
More informationThermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
More informationEvaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors
JOURNAL OF MATERIALS SCIENCE LETTERS 18 (1999)1427 1431 Evaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors C. L. CHA, E. F. CHOR Center For Optoelectronics,
More informationCrystalline silicon surface passivation with SiON:H films deposited by medium frequency magnetron sputtering
Available online at www.sciencedirect.com Physics Procedia 18 (2011) 56 60 The Fourth International Conference on Surface and Interface Science and Engineering Crystalline silicon surface passivation with
More information1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts
Direct contacts between aluminum alloys and thin film transistors (TFTs) contact layers were studied. An Al-Ni alloy was found to be contacted directly with an indium tin oxide (ITO) layer successfully
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More information1. Introduction. What is implantation? Advantages
Ion implantation Contents 1. Introduction 2. Ion range 3. implantation profiles 4. ion channeling 5. ion implantation-induced damage 6. annealing behavior of the damage 7. process consideration 8. comparison
More information