Test-Yield Improvement of High-Density Probing Technology Using Optimized Metal Backer with Plastic Patch
|
|
- Berenice Goodman
- 5 years ago
- Views:
Transcription
1 Test-Yield Improvement of High-Density Probing Technology Using Optimized Metal Backer with Plastic Patch Sen-Kuei Hsu, Hao Chen, Chung-Han Huang, Der-Jiann Liu, Wei-Hsun Lin, Hung-Chih Lin, Ching-Nen Peng, and Min-Jer Wang Taiwan Semiconductor Manufacturing Company, Ltd. No. 6, Creation Rd. 2, Hsinchu Science Park, Hsinchu, Taiwan , R. O. C. Abstract High-density probing is a main trend of the test technology. The warping issues of probe card are caused by the highdensity test. The metal backer and patches are applied to solve this problem and the optimized sizes of backer and patches are decided by the proposed flow. Using the probe card with optimized backer and patches, the stability of test can be ensured and the test yields are increased % test-yield improvement can be obtained. 1. Introduction Along with a great progress in semiconductor manufacturing, several circuits can be merged together for the performance enhancements and cost reductions. However the pin counts are also increased with the progress of manufacturing. As shown in Figure1, the pin counts of the two microprocessor units (MPUs) in next decade, MPU with cost and high performance, are demonstrated [1]. It is clear that the pin counts of both are increased monotonically with the year increasing and pin counts are more than 9000 pins counts finally. Although pin counts in recent years are only approached to 4000 pins, pin counts are approached or more than pin counts in the multi-site test (8000 and pin counts for two-site and four-site tests). Besides the cases of MPUs, the pin counts of central processing unit (CPU) and graphic processing unit (GPU) for single-site test nowadays have been more than pins generally. From Figure 1, the high-density probing technique is the main trend in the near future, but the high-density tests are usually encountered nowadays. The warping issues are the common phenomena in the design of wafer, package, and PCB. Warping issues are usually occurred due to the thermal expansions and stress imbalance [2], [3]. Several methodologies are proposed to alleviate the warping issues by changing the positions, shapes, and materials of the structures. For the highdensity probing, warping phenomena of test interfaces are caused because of the larger vertical forces (For example: 120 kilogram rising force is estimated in this work) created by the contacts between tips and wafers. In the past, the pin counts of most of chips are smaller than 5000, so the test yields of single-site test are not significantly affected by the warping issues. However, the phenomena are getting worse with the pin counts increasing. Then the test yields are Figure 1 The predictions of MPUs pin counts in ITRS. Wafer Bumps Bumps Bumps Probing tips ATE Test head Load board Pogo Tower Hollow Space Probe card PCB Platform With Components Without Components 1 st Part of Interface Rising for test Figure 2 Typical test interface and the detail stacking of the first part of interface with components interface without components. Paper 1.2 INTERNATIONAL TEST CONFERENCE 1
2 Test Force Test Force Probe Card PCB Test Force Test Force Figure 3 Four deformations of probe card are flat type, basin type, mountain type, and (d) irregular wave type. decreased due to the open fail caused by warping phenomena. In this paper, a design and optimized flow is proposed for backer which is a metal cube placed between PCB and stiffener for warping suppression. To obtain the optimized backer design for the wafer test [4], a model of the test interface is constructed and analyzed by finite element method (ANSYS) [5]. In addition, a fine tuning methodology is also demonstrated to compensate the nonideal characteristics of practical test interface by adding overdrive and using patches. Finally, the practical tests (probe card with backer) are shown and the test yields of wafer are significantly increased. 2. Problem and Design Concept Description 2.1 Problem Description A typical test interface is shown in Figure 2 and it is composed of the load board, pogo tower, probe card, and substrate. The top of the interface is connected to automatic test equipment (ATE), and the probing tips are created at the bottom. In test process, wafer is put on the platform and then the platform rises gradually to make contacts with the probing tips. In general, all the tips are contact perfectly to the pads or bumps for test, and the performances of chips can be obtained easily. However, it is not easy for the high-density probe card to have perfect contacts on pads or bumps because of the warping phenomenon. The main reason is that the vertical force is too large for the first part of test interface (includes substrate, bumps, and probe card), so the deformations are formed. To realize the deformations of the first part of test interface, the analytical simulations are necessary and two common types of first test interfaces are shown in Figure 2 and, respectively. In Figure 2, some components are mounted on the back of probe card for the performance improvements, but the space for the backer design is limited due to these components. In contrast to (d) Figure 2, the probe card in Figure 2 is designed without components and it has a larger design space for backer. In this work, the structure shown in Figure 2 is our prototype and the simulations are constructed based on it. 2.2 Design Concept for Warpage Suppression In general, the deformation of the first interface can be categorized into four types which are shown respectively in Figure 3,,, and (d). The flat deformation of PCB shown in Figure 3 is caused as the test forces are almost equal in all aspects. If the test forces are unequal, the deformations of PCB shown in Figure 3 and are looked like basin and mountain, respectively. When the unequal test forces are getting serious, irregular deformations of probe card in Figure 3(d) is caused. To alleviate the warping phenomenon, an intuitive method is to put some object into the hollow space [4]. The backer is designed with metal therefore it can protect the PCB from the deformations. Thus the warping phenomenon is mitigated or eliminated. 2.3 Backer Design and Optimized Flow for Test- Yield Improvements The backer design and optimized flow is shown in Figure 4, and it is composed of two main parts (simulations and measurements). In the simulation part, this procedure also called general tuning is used to define the geometry and size of metal backer by numerical analyses. After the backer information is known, the probe card with backer can be implemented for the practical wafer test. When the probe card with metal backer is completed, it will be pretest before the practical wafer test. Ideally the warping issue is suppressed by the backer however some non-ideal characteristics are caused in the PCB manufacturing. Therefore the measurement step is used to compensate the non-ideal characteristics. In the measurement part, we will do the wafer contacts, and observe the variations of fail Paper 1.2 INTERNATIONAL TEST CONFERENCE 2
3 Simulations Part (for Backer Design and General Tuning) Measurements Part (for Fine Tuning) Adjust the Size of Backer Add Overdrive (50 or 100 um) Instable Fail Pins Start Model Construction & Numerical Analysis Deformation Observation (Simulation) Probe Card Implementation (with Backer) Wafer Sort Fail Pins Observation (Measurement) All Pins are Passed Add Patches between PCB & Backer Stable Fail Pins Figure 4 Design and optimized flow of Backer. Probe Card Top View Top View Bumps Hollow Space BGA Top View 1764 Bumps Top View.. Figure 5 The detail information and top views of four main parts are demonstrated. Table I. The material characteristics and dimensions of four main parts of simulated interface. Material Dimensions Thickness Young's Modulus Poisson's Ratio Epoxy Laminate [6] Square 42 x 42 (mm 2 ) 1.8 (mm) 3.2 (GPa) 0.39 Solder Ball SnPb [7] Ball Radius 0.2 (mm) N/A 30.6 (GPa) 0.35 Probe Card Epoxy Laminate [6] Circle Radius 120 (mm) 6.4 (mm) 22.4 (GPa) 0.11 Stainless Steel [5] Circle Radius 120 (mm) 10 (mm) 200 (GPa) 0.31 pins. Then the perfect contacts of all pins are achieved by adding the overdrive and patches. The detail operations of designs and optimizations will be described in the next section. 3. Simulations of High-Density Probing Technology 3.1 Description of Simulated Structure Based on the simulated prototype shown in Figure 2, the detail information of four parts (substrate, bumps, probe card, and stiffener) are described in Figure 5 and Table I. From the top view of stiffener, it is composed of two metal rings and eight rectangular steels with the thickness 10mm. The dimensions of outer and inner rings are designed with the width 20 mm and 10 mm, respectively. The length and width of rectangular steel are 65 mm and 10 mm, respectively. For the probe card in Figure 5, it is a circular plate with the thickness 6.4 mm and radius 120 mm. The ball grid array consists of 1764 bumps, and the radius of each bump is 0.2 mm. The substrate is formed with square shape, and the length of square substrate is 42 mm. Besides the dimensions of simulated structure, the detail datum, such as material, Young s modulus and Poisson s ratio, are described in Table I [5-7]. Due to the information, the simulated structure can be constructed. Paper 1.2 INTERNATIONAL TEST CONFERENCE 3
4 PCB BGA Figure 6 A quarter of simulated structure. Outer Part includes 5209 Pins Inner Part includes 3076 Pins Outer Part: 2.9 MPa Inner Part: MPa Number of Elements Element Metrics Figure 7 The detail pins arrangement. 3.2 Structures and Sources Approximations in the Simulations The information of the simulated structure has been explicitly described in the section 3.1. From section 3.1, the simulated structure can be constructed successfully. However, in order to reduce the simulation time, a quarter of structure can be used due to the axis-symmetry characteristics of the simulated structure. Actually, the simulated structure is a quasi-symmetric, but it can be seen as a symmetric structure for convenience. Using this method, the simulation time can be decreased, especially for the ball grid array. In the original structure, 1764 bumps should be meshed and calculated. From axissymmetry method, a quarter of structure is demonstrated in Figure 6 and only 441 bumps have to be analyzed. Thus the memory and simulation time are largely reduced. Besides the structure analysis, the source is also a complicate part in the simulation. The pin arrangements are shown in the left of Figure 7, and two obvious parts, outer and inner parts, can be observed. The outer part includes 5209 pins and the inner part has 3076 pins. The 15 grams force on each tip is added. However it is complicate for us to set the forces (15 grams) on 8285 tips because of too many pin counts. To simplify the settings of sources, the distribution of non-uniform sources is replaced Figure 8 The meshes of bumps and probe card quality. by the distribution of uniform sources. For example, the total force in the outer part is calculated as kg and the area of outer part is 264 mm 2. Then the average pressure in the outer part is obtained as 2.9 MPa (also called uniform-sources distribution). For the inner part, MPa can be obtained (the force is kg and the area is 264 mm 2 ). Using above two simplifications for structure and source, the deformations of structures can be observed and some innovations can be verified. 3.3 Stress Distributions and Deformations To clearly observe the stress distributions and deformations, the mesh arrangement is an important step, especially for the ball grid array and the central part of probe card. The mesh arrangements of them are shown in Figure 8 and, respectively. The mesh quality shown in Figure 8 is higher than the level of 75% (0.75), and it is good for numerical analysis. Then the solved stress distributions of the simulated structure without metal backer are obtained and shown in Figure 9. Two distinct zones, weak and strong zones, can be clearly seen. The weak zone is marked by the blue and the stress is smaller than 3 MPa in this region because of the stress cancellation Paper 1.2 INTERNATIONAL TEST CONFERENCE 4
5 Shear force Shear force Shear force Weak zone Strong zone stress concentration Figure 9 The stress distributions of a quarter of simulated structure and the central part of probe card. Deformation (mm) 1.10E E E E E E E E E E E-02 Flat Region 0.00E Edge Length (mm) Bending Stress concentration Sharp Region Corresponding side view of quarter structure Hollow Space Figure 10 The deformations of probe cards without backer. PCB Backer Figure 11 A quarter of probe card with metal backer. by the stiffener. The stress in the strong zone is higher than 4 MPa basically, and the maximum stress zone marked by red is higher than 13 MPa ( MPa) at the center of PCB because of the stress concentration phenomenon. The detail stress distribution of strong zone is demonstrated in Figure 9. Maximum stresses are still concentrated at the center of structure and the horizontal forces, shear forces, are distributed at the edge of strong zone. It is worth noting that several shapes of the backers, such as square, cuboid, and cylinder, might be designed to suppress the warping phenomenon of PCB, but the preferred backer shape is designed based on the stress distribution. For example, the maximum stress at the center of structure is distributed as a circle in Figure 9, and the backer can be designed with a cylinder. There are two main reasons to select this shape. First, the PCB deformation can be suppressed efficiently by the selected backer. Second, based on the stress distribution, additional metal can be saved in the backer design so the cost can be reduced. The deformation of PCB without backer is shown in Figure 10. As shown in Figure 10, the edge length from 0 to 120 mm also means the radius of PCB, and location of 120 mm represents the center of PCB. Two distinct regions in Figure 10, flat and sharp regions, are observed. In flat region, the deformation is increased from 0 to 0.04 mm gradually, and it has a significant increasing after the edge length of 85 mm. The deformation within the edge length from 0 to 20 mm is smaller than mm, and this condition can be mapped to stiffener structure shown in Figure 5. The outer ring of stiffener are situated on PCB during this range, therefore the deformation of PCB can be totally suppressed. After the edge length of 20 mm, the Paper 1.2 INTERNATIONAL TEST CONFERENCE 5
6 Deformation (mm) 1.10E E E E E E E E E E E E+00 Deformation : mm mm 64% Deformation Deformation : mm Sharp Region Flat Region Edge Length (mm) Probe card without backer Probe card with backer Deformation (mm) Sharp Region Flat Region Corresponding side view of quarter structure Edge Length (mm) Backer Figure 12 The deformations of two cases (probe cards with and without backer) detail performance of probe card with backer. curve of deformation is monotonically increased, and the end of increasing is estimated about 0.04 mm at the edge length of 85 mm. Unlike the suppressed ability within the edge length of 20 mm, the suppressed ability from 20 to 85 mm is not good because merely eight rectangular steels are used to prevent PCB from being bent. Therefore around 0.04 mm deformation is caused within this region. After the edge length of 85 mm, the deformation is significantly increased. From Figure 5, no corresponding frames are designed during this range (from the edge length of 85 to 120 mm), so the vertical force caused by wafer test is not counteracted. In addition, the positions of probe tips are located from 108 to 120 mm, so the maximum deformation is caused. As shown in Figure 10, the deformation within the sharp region is increased from 0.04 mm and it has the maximum value of deformation is mm at the edge length of 120 mm. In this work, the variations of probe tips are estimated 0.05 mm therefore the open failure situation is caused in the wafer test. In order to alleviate the open failure problem, a metal backer is added on the PCB and the whole structure is shown in Figure 11. The thickness and optimized radius of backer are designed with 10 mm and the 20 mm respectively and the material of backer is also the stainless steel. The optimized backer design will be introduced in section 3.5. The deformation of the PCB with metal backer is shown in Figure 12 and the deformation of PCB without backer is also included for comparison. As shown in Figure 12, the deformation of PCB with backer is increased gradually and has the maximum deformation mm at the edge length of 120 mm. Compared to the result of PCB without backer, the deformation of PCB with backer is largely reduced and the suppressed value is mm (around 64 % suppression). The detail deformation of PCB with backer is shown in Paper 1.2 INTERNATIONAL TEST CONFERENCE 6
7 5.00E mm Deformation (mm) 4.00E E E E mm 12MPa 5.2MPa 2.6MPa 2.0MPa Case A with radius 5 mm Case B with radius 10 mm Case C with radius 15 mm Case D with radius 20 mm 10mm 20mm 30mm 40mm 0.00E Edge Length (mm) Figure 13 The deformations of the probe cards with four smaller backers. 4.00E E mm Deformation (mm) 3.00E E E E E E-03 16mm Case D with radius 20 mm Case E with radius 25 mm Case F with radius 30 mm Case G with radius 35 mm 40mm 50mm 60mm 70mm 0.00E Edge Length (mm) Figure 14 The deformations of the probe cards with four larger backers. Figure 12. As shown in Figure 12, two regions, sharp and flat region are clearly observed. In the sharp region, the edge length smaller than 20 mm is also fixed by the outer ring of the stiffener, so the variation is very slight. After the edge length of 20 mm, the deformation of PCB is increased from to mm gradually. After the edge length of 100 mm, the deformation is kept at the same level of mm because a metal backer is added on the PCB. Although the small deformation of mm is caused on PCB, an edge range from 100 to 120 mm is flat enough (the variation is lower than mm). Thus the open failure situations can be alleviated due to the better contact in the wafer test. 3.5 Variable Analyses and Discussions The deformations of probe card with smaller backers are shown in Figure 13. As shown in Figure 13, four cases, Case A, B, C, and D, are demonstrated and the radiuses of backers are 5, 10, 15, and 20 mm, respectively. Case D has been introduced in the previous section. The performance of case C is similar to case D, but the flat region and suppression of case D is better than case C due to the larger backer (The Flat regions of case C and D are 15 and 20 mm, respectively. The deformations of case C and D are and mm, respectively.) Something interesting is observed in case A and B. In Case A, a 5 mm flat region caused at the central part by backer is observed at the center and a fold is formed from 80 to 115 mm. The maximum deformation of fold in case A is mm and the peak difference between flat region and fold is estimated mm. This phenomenon is caused because the backer is not big enough (the force source is located from 107 to 120 mm), so the PCB during this range (from 107 to 115 mm) is deformed based on the stress concentration. The same situation is happened in case B and the slight peak difference is mm. The simulated vertical forces at the edge of backer in these four cases are 12, 5.2, 2.6 and 2MPa from the Case A to D. As the vertical force is larger than 4.4 MPa, the fold will be caused in the PCB, such as Case A and B. The analyses of bigger backers are shown in Figure 14. As shown in Figure 14, four cases, Case D, E, F, and G, are also demonstrated, and they correspond to the backer radius of 20, 25, 30, and 35 mm, respectively. As different from the results in Paper 1.2 INTERNATIONAL TEST CONFERENCE 7
8 Patch Backer Figure 16 The fine tuning of backer enhancement by using plastic patches. (d) Figure 15 The variations of fail pins with overdrive 100um 200um 300um (d) 400um. Figure 13, the fold is not happened in the Figure 14 because the sizes of backers are much larger than the area of forced source. In Figure 14, the deformations of four cases are reduced with the radius increasing of backers. About 16 mm of the flat region is improved as the radius of backer is altered from 20 to 35 mm. About mm deformation is suppressed as the radius of backer is gradually increased. From the variable analyses shown in Figure 13 and Figure 14, Case D is the better choices. Not only the warping deformations can be suppressed but also the areas are economized. 3.6 Fine Tuning by Using Patches Ideally, the warping issue can be significantly suppressed by the metal backer. It is difficult for the implementations to approach the perfect situations therefore the fine tuning (fine compensation) is necessary. As shown in Figure 4, the wafer contact must be done to find the fail pins out and Figure 17 The decomposition of probe card and backer and the composition of probe card and backer. then the overdrive is added gradually to alleviate the problems of fail pins. The fail-pin variations in part of chip are demonstrated in Figure 15,,, and (d). In the figures, the green pins mean the pass pins, but the red pins represent the fail pins. It is obvious that the numbers of fail pins are decreased with the increasing of overdrive from these four pictures. However seldom fail pins cannot be eliminated by adding overdrive (such as the results in Figure 15(d)). In order to solve this problem, the plastic patches are utilized. As shown in Figure 16, the patches are added between the probe card and backer, and the thickness of patch is mm in average. The space formed by warping issue can be filled by patches, so the open fails can be eliminated. After the fine tuning by patch, the perfect contacts of all pins can be achieved and then the real wafer test can be started. 4. Measurements and Discussions 4.1 Probing Results The photos of probe card with optimized backer are shown in Figure 17 and. The contact situations of probe card with backer are shown in Figure 18 and the radius of backer is 5 mm. Three corresponding positions of contact situations on chip, A1, A2 and A3, are shown in Figure 18 and two pictures are included in each area. The contact situation in A1 is shown in Figure 18. It is clear that the probe marks on the C4 bumps are very large and all of them are contacted with the same sizes. It means that the probes within this region are received with the equal forces. The contact situation in A2 is shown in Figure 18. Different from the probe marks in A1, the probe marks in A2 can contacted with unequal sizes. It means that the unbalanced forces are put on the bumps within the Paper 1.2 INTERNATIONAL TEST CONFERENCE 8
9 A 1 A 2 Picture1 in A2 Picture2 in A2 Yield : % Yield : % A 3 Picture1 in A1 Picture2 in A1 Picture1 in A3 Picture2 in A3 Good Die Bad Die Good Die Bad Die Yield : 90.63% Yield : % Good Die Bad Die Good Die Bad Die (d) Figure 19 The test-yield improvements without backer with backer of radius 5mm with backer of radius 15mm, and (d) with backer of radius 20 mm. (d) Figure 18 The corresponding positions of contact situations on chip the contact situations in A1 the contact situations in A2 (d) the contact situation in A3. A2. The contact situation in the area of A3 is shown in Figure 18(d). The slight probe marks with almost equal sizes are observed. The probe marks shown in Figure 18,, and (d) can be mapped to the Case A in Figure 13. Figure 18 and correspond to the fold region in Figure 13, so the probe marks are clear due to the larger vertical forces. Figure 18(d) can correspond to the flat region in Figure 13. Compared to the fold region, the vertical forces in flat region are relatively low, so the sizes of the probe marks are smaller than fold region. Generally, the probe marks with equal sizes on the same wafer are the better test contacts, but the demonstrated example in Figure 18 is tested with unequal sizes probe marks due to the deformations. Therefore, the open fail will be happened in test due to the contact situations in Figure 18. After processing (increase backer size, overdrive, and patches), the warping and contact problems are solved, and the perfect contacts (with equal-size probe marks) are obtained for wafer tests. 4.2 Test Yield Improvements in Wafer Test The yields of wafer test are shown in Figure 19, and 64 dies are fabricated on the wafer. The green part means the good die and red part means the fail die. The test result of the probe card without backer is shown in Figure 19, and 71.88% test yield is measured (46 good dies and 18 failure dies). As a backer with the radius of 5 mm is added, the test result is shown in Figure 19 and 78.13% test yield is obtained (50 good dies and 14 failure dies). As the radius of backer is enlarged to 15 mm, the result with % is tested (58 good dies and 6 failure dies) and shown in Figure 19. Finally, the backer with 20 mm radius is added and 98.44% test yield (63 good dies and 1 failure dies) is calculated in Figure 19(d). It is worth noting that the only one bad die in Figure 19(d) is failed because of the manufacture not test methodology. From Figure 19,,, and (d), the yields are gradually Paper 1.2 INTERNATIONAL TEST CONFERENCE 9
10 enhanced with the increasing of backer radius. It also corresponds to the results in Figure 13. The flatness is getting better and then the performance of wafer test is also enhanced. 5. Conclusions In order to promote the test yield, the metal backer designed on the back of probe card is introduced and proposed. First, a backer design and optimized flow included two parts (simulations and measurements) is established. In the simulations, the deformation of probe card can be known and the optimized backer size is also obtained from the numerical analyses. In the measurements, the implementation of probe card is calibrated to the situations of perfect contacts by adjusting overdrive and patches and the wafer-map tool provides a fast way to find the fail pins out in each test. Using this flow, the warping issues of the high-density probe card can be alleviated and the wafer contacts are also good. Then the pictures of probe marks in chip probing are also provided to validate the corrections of simulations and describe the corresponding physical phenomena in test. Finally, the practical test results are demonstrated and the test yields of wafers are increased gradually as our predictions by simulations % test- yield improvement is obtained as the optimized backer is used. It is worth mentioning that the backer can be used not only on the original probe but also the applied on the directdocking probe card. Even the backer enhancement in 3DIC test still plays an important role. 6. References [1] International Technology Roadmap for Semiconductor (ITRS), The Roadmap in Assembly & Packaging. [online]. Available: [2] S. Raghavan, K. Klein, S. Yoon, J.-D. Kim, K.-S. Moon, C.-P.Wong, and S. K. Sitaraman, "Methodology to Predict Structure Warpage and Different Techniques to Achieve Warpage Targets", IEEE Trans. Compon. Packag. Manuf. Technol., vol. 2, no. 7, pp , Jul [3] P. Yang, Z. Chen,"Experiment Approach and Evaluation on Dynamic Reliability of PBGA Assembly," IEEE Trans on electron devices, vol.56, no.10, pp , Oct [4] L. Dibattista and D. Lam, Verigy V93000 direct probe TM evaluation of the Verigy V93000 SOC tester in wafer probing, Advantest, Inc. [5] Ansys Workbench, Ansys, Inc. [online]. Available: [6] Mitsui Kinzoku ACT Corporation. [online]. Available: eries.pdf [7] Profound material technology., ltd. [online]. Available: Paper 1.2 INTERNATIONAL TEST CONFERENCE 10
Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*
Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and
More informationEffect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.
Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering
More informationSolder joint reliability of cavity-down plastic ball grid array assemblies
cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,
More informationMechanical Behavior of Flip Chip Packages under Thermal Loading
Mechanical Behavior of Flip Packages under Thermal Loading *Shoulung Chen 1,2, C.Z. Tsai 1,3, Nicholas Kao 1,4, Enboa Wu 1 1 Institute of Applied Mechanics, National Taiwan University 2 Electronics Research
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationExperience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr
Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study Krzysztof Dabrowiecki Jörg Behr Overview A little bit of history in applying finite element analysis for probe card
More informationWarpage Mechanism of Thin Embedded LSI Packages
Nakashima et al.: Warpage Mechanism of Thin Embedded LSI Packages (1/10) [Technical Paper] Warpage Mechanism of Thin Embedded LSI Packages Yoshiki Nakashima*, Katsumi Kikuchi*, Kentaro Mori*, Daisuke Ohshima**,
More informationSolder joint reliability of plastic ball grid array with solder bumped flip chip
ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo
More informationThermo-Mechanical Reliability of Through-Silicon Vias (TSVs)
1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of
More informationChallenges of Fan-Out WLP and Solution Alternatives John Almiranez
Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve
More informationAccurate Predictions of Flip Chip BGA Warpage
Accurate Predictions of Flip Chip BGA Warpage Yuan Li Altera Corporation 11 Innovation Dr, M/S 422 San Jose, CA 95134 ysli@altera.com, (48)544-758 Abstract Organic flip chip BGA has been quickly adopted
More informationCFD Analysis of Heating Pipe System from Flat Panel Display Devices
CFD Analysis of Heating Pipe System from Flat Panel Display Devices Byeong Sam KIM Automotive Engineering Departement Hoseo University Asan City, Korea kbs@hoseo.edu Kyoungwoo Park Mechanical Engineering
More informationREDUCTION OF WARPAGE OCCURRENCE STACK-DIE QFN THROUGH FEA AND STATISTICAL METHOD
REDUCTION OF WARPAGE OCCURRENCE STACK-DIE QFN THROUGH FEA AND STATISTICAL METHOD I. Abdullah, M. Z. M. Talib, I. Ahmad, M. N. B. C. Kamarudin and N. N. Bachok Faculty of Engineering,Universiti Kebangsaan
More informationDevelopment and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)
Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 E-mail
More informationFinite Element Simulation of Molding Process of Cold Bending Pipe
Finite Element Simulation of Molding Process of Cold Bending Pipe Dongshen He 1, Jie Yang 1, Liquan Shen 2, Gehong Liu 1 1 School of Mechanical Engineering, Southwest Petroleum University, Chengdu, 610500,
More informationJournal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA)
The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA) Zainudin Kornain a, Azman Jalar a, Rozaidi Rasid b, a Institute of Microengineering and Nanoelectronics
More informationAnalysis of Seismic Performance of Steel Moment Connection with Welded Haunch and Cover Plate
Research Journal of Applied Sciences, Engineering and Technology 4(14): 2199-224, 212 ISSN: 24-7467 Maxwell Scientific Organization, 212 Submitted: March 1, 212 Accepted: April 4, 212 Published: July 15,
More informationSimulation of Embedded Components in PCB Environment and Verification of Board Reliability
Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,
More informationAchieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design
Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Yuci Shen *1, Leilei Zhang ** and Xuejun Fan * * Lamar University, Beaumont, Texas ** NVIDIA Corporation, Santa Clara, California
More informationELASTIC AND ELASTO-PLASTIC BUCKLING ANALYSIS OF PERFORATED STEEL PLATES
ELASTIC AND ELASTO-PLASTIC BUCKLING ANALYSIS OF PERFORATED STEEL PLATES MAURO DE VASCONCELLOS REAL 1, LIÉRCIO ANDRÉ ISOLDI 2, ALEXANDRA PINTO DAMAS 3, DANIEL HELBIG 4 ABSTRACT Many steel structures such
More informationSET PROJECT STRUCTURAL ANALYSIS OF A TROUGH MODULE STRUCTURE, IN OPERATION AND EMERGENCY Luca Massidda
SET PROJECT STRUCTURAL ANALYSIS OF A TROUGH MODULE STRUCTURE, IN OPERATION AND EMERGENCY Luca Massidda Table of Contents Introduction... 2 Finite element analysis... 3 Model description... 3 Mirrors...
More informationBehaviour of Steel Plate Shear Wall with Ring Cut-Outs
Behaviour of Steel Plate Shear Wall with Ring Cut-Outs Lincy Elsa Varughese M.Tech student, Department of Civil Engineering AmalJyothi College of Engineering Kerala, India Jency Sara Kurien Assistant Professor,
More informationCost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology
Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology by Meenakshi Prashant, Seung Wook Yoon, Yaojian LIN and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442
More informationPackaging Effect on Reliability for Cu/Low k Damascene Structures*
Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003
More informationCrack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a, Dejian Zhou 1,b
4th International Conference on Machinery, Materials and Computing Technology (ICMMCT 2016) Crack extension research of FR4 substrate embedded 90 bend optical fiber under the random vibration Wei Li 1,a,
More informationAvailable online at ScienceDirect. Procedia Engineering 81 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 81 (2014 ) 622 627 11th International Conference on Technology of Plasticity, ICTP 2014, 19-24 October 2014, Nagoya Congress
More informationAnalysis of plastic penetration in process of groove ball-section ring rolling
Journal of Mechanical Science and Technology Journal of Mechanical Science and Technology 22 (2008) 1374~1382 www.springerlink.com/content/1738-494x Analysis of plastic penetration in process of groove
More informationThermomechanical Response of Anisotropically Conductive Film
Thermomechanical Response of Anisotropically Conductive Film Yung Neng Cheng, Shyong Lee and Fuang Yuan Huang Department of Mechanical Engineering National Central University, Chung-li, Taiwan shyong@cc.ncu.edu.tw
More informationAnalysis of Concrete Filled Steel Tubes using Ansys
Volume 1, Issue 9, December 216, PP 71-78 Analysis of Concrete Filled Steel Tubes using Ansys M.Pragna 1, Partheepan Ganesan 2 1 PG Student, Civil Engineering Department, MVGR College of Engineering, Vizianagaram,
More informationThermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis
Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Dr. Roland Irsigler, emens AG Corporate Technology, CT T P HTC Outline TSV SOLID µbump Stacking TSV application FEA
More informationAn Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages
An Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages Michael Hertl 1, Diane Weidmann 1, and Alex Ngai 2 1 Insidix, 24 rue du Drac, F-38180 Grenoble/Seyssins,
More informationDesign and Optimization of Large-section Profile Die for AZ80 Alloy
5th International Conference on Advanced Design and Manufacturing Engineering (ICADME 2015) Design and Optimization of Large-section Profile Die for AZ80 Alloy Minglong MA a *, Haizhen WANG, Kui ZHANG
More informationAvailable online at ScienceDirect. Procedia Engineering 79 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference
More informationS/C Packaging Assembly Challenges Using Organic Substrate Technology
S/C Packaging Assembly Challenges Using Organic Substrate Technology Presented by Bernd Appelt ASE Group Nov. 17, 2009 Overview The Packaging Challenge Chip Substrate Interactions Stiffeners for FC-BGA
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationParametric Study of Concrete Filled Steel Tube Column
Parametric Study of Concrete Filled Steel Tube Column Darshika k. Shah 1, M.D.Vakil 2, M.N.Patel 3 1 P.G. Student, 2 Assistant professor, 3 Professor, 1 Applied Mechanics Department, L. D. College of Engineering,
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationCHAPTER 5 FINITE ELEMENT MODELING
CHAPTER 5 FINITE ELEMENT MODELING 5.1 INTRODUCTION Masonry is a composite material with the building brick units and the mortar as the joining material, which are bonded together. Guinea [2000] 51 reported
More informationA Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications
June 12 to 15, 2011 San Diego, CA A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications Mike Slessor Rick Marshall (MicroProbe, Inc.) Vertical MEMS for Pre-Bump Probe Introduction:
More informationResearch on the mechanical properties of the castellated lightweight steel portal frame
Advanced Materials Research Online: 2011-05-17 ISSN: 1662-8985, Vols. 243-249, pp 1267-1271 doi:10.4028/www.scientific.net/amr.243-249.1267 2011 Trans Tech Publications, Switzerland Research on the mechanical
More informationArch. Metall. Mater. 62 (2017), 2B,
Arch. Metall. Mater. 62 (2017), 2B, 1319-1323 DOI: 10.1515/amm-2017-0201 C.K. LEE*, Y.C. KIM** # A STUDY ON CHANGES IN THICKNESS OF STS304 MATERIAL IN THE PROGRESSIVE DRAWING PROCESS In the drawing process,
More informationFinite element analyses of TMCP steel plates with consideration of edge masking
Available online at www.sciencedirect.com Procedia Engineering 00 (2013) 000 000 CTAM 2013 The 37 th National Conference on Theoretical and Applied Mechanics (37th-NCTAM) The 1 st International Conference
More informationApplication of Controlled Thermal Expansion in Microlamination for the Economical Production of Bulk Microchannel Systems Abstract Introduction
Application of Controlled Thermal Expansion in Microlamination for the Economical Production of Bulk Microchannel Systems Christoph Pluess and Brian K. Paul Department of Industrial and Manufacturing Engineering,
More informationFine Pitch P4 Probe Cards
Fine Pitch P4 Probe Cards Photolithographic Pattern Plating Process June 1998 By Toshi Ishii, Hide Yoshida Contents What is a P4 probe card? Specification Some test results Tip cleaning RF performance
More informationAnti-fatigue Performance Analysis on Steel Crane Beam
Sensors & Transducers 2013 by IFSA http://www.sensorsportal.com Anti-fatigue Performance Analysis on Steel Crane Beam Yuanmin Xie College of Machinery and Automation, Wuhan University of Science and Technology,
More informationParametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
Y. T. Lin Graduate Assistant C. T. Peng Graduate Assistant K. N. Chiang Associate Professor e-mail: Knchiang@pme.nthu.edu.tw Dept. of Power Mechanical Engineering, National Tsing Hua University, HsinChu
More informationBoard Level Reliability of BGA Multichip Modules
Board Level Reliability of BGA Multichip Modules Robert Darveaux and Bhuvaneshwaran Vijayakumar Skyworks Solutions, Inc. Irvine, CA robert.darveaux@skyworksinc.com ABSTRACT The board level reliability
More informationChapter 14. Designing with FineLine BGA Packages
Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices
More informationRoll forging die design and parameter optimum of CoilFlat-CT-Liner
Roll forging die design and parameter optimum of CoilFlat-CT-Liner Abstract Fengjie Xu a, Yongjun Hou School of Southwest Petroleum University, Chengdu 610000, China a 15828636525@163.com The oil casing
More information3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack
1 3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack Advantest Corporation 2 The final yield Any Multi-die Product Must Consider the Accumulated Yield Assume Test Can Provide 99% Die
More informationENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS
ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,
More informationStudy on hot extrusion of large-diameter magnesium alloy thin tubes
Study on hot extrusion of large-diameter magnesium alloy thin tubes *Yeong-Maw Hwang 1) and Chia-Ming Hsu 2) 1), 2) Department of Mechanical and Electro-Mechanical Engineering, National Sun Yat- Sen University,
More information14. Designing with FineLine BGA Packages
14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)
More informationEffects of Opening Shape and Location on the Structural Strength of R.C. Deep Beams with Openings
Effects of Opening Shape and Location on the Structural Strength of R.C. Deep Beams with Openings Haider M. Alsaeq Abstract This research investigates the effects of the opening shape and location on the
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationDesigning With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages
Designing With High-Density BGA Packages for Altera Devices December 2007, ver. 5.1 Application Note 114 Introduction As programmable logic devices (PLDs) increase in density and I/O pins, the demand for
More informationInteraction Effect of Pressurized Lamination Pipe by using 2D Finite Element Analysis
IOP Conference Series: Materials Science and Engineering Interaction Effect of Pressurized Lamination Pipe by using 2D Finite Element Analysis To cite this article: N Razak et al 212 IOP Conf. Ser.: Mater.
More informationStudy on Shear Lag Effect of Composite Box Girder Bridge with Corrugated Steel Webs
979 A publication of CHEMICAL ENGINEERING TRANSACTIONS VOL. 6, 017 Guest Editors: Fei Song, Haibo Wang, Fang He Copyright 017, AIDIC Servizi S.r.l. ISBN 978-88-95608-60-0; ISSN 8-916 The Italian Association
More informationFundamental Course in Mechanical Processing of Materials. Exercises
Fundamental Course in Mechanical Processing of Materials Exercises 2017 3.2 Consider a material point subject to a plane stress state represented by the following stress tensor, Determine the principal
More informationMARCH National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW
NPL REPORT DEPC-MPR 044 Measuring the Impact of Land Size and Solder Joint Volume on Lead-free Solder Joint Reliability M Wickham, L Zou, M Dusek and C P Hunt NOT RESTRICTED MARCH 2006 National Physical
More informationInternational Journal of Combined Research & Development (IJCRD) eissn: x;pissn: Volume: 3; Issue: 2; August-2014
Determination of Stress Concentration for Plate with Different Cut-Outs by Using Finite Element and Method Amaresh Gunge 1, BiradarMallikarjun 2, Dr. S. B. Kivade 3 1, 2 Dept. of Mechanical Engineering,
More informationPoP/CSP Warpage Evaluation and Viscoelastic Modeling
PoP/CSP Warpage Evaluation and Viscoelastic Modeling Wei Lin, Min Woo Lee Amkor Technology 19 S Price Rd, Chandler, AZ 85286 wlin@amkor.com Abstract The purpose of this paper was to evaluate the critical
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More informationMechanical Behavior and Characterization of Stern-shaft Mechanical Sealing Device. Yongjin Lu a *, Rui Lin
3rd International Conference on Material, Mechanical and Manufacturing Engineering (IC3ME 2015) Mechanical Behavior and Characterization of Stern-shaft Mechanical Sealing Device Yongjin Lu a *, Rui Lin
More informationA Novel Extrusion Microns Embossing Method of Polymer Film
Modern Mechanical Engineering, 2012, 2, 35-40 http://dx.doi.org/10.4236/mme.2012.22005 Published Online May 2012 (http://www.scirp.org/journal/mme) A Novel Extrusion Microns Embossing Method of Polymer
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationPolar Class Rules. Overview. Claude Daley Professor Memorial University St. John s, CANADA April April 2014 Claude Daley
Polar Class Rules Overview Claude Daley Professor Memorial University St. John s, CANADA April 2014 April 2014 Claude Daley 1 Outline Main ice class rules and areas of application IACS Polar Class Unified
More informationHannah Erika R. Ducusin, Jennifer.J. Fabular, Richard Raymond N. Dimagiba, Manolo G. Mena. A. Model Description
Investigation of the Effect of Varying Silicon Die Size and Thickness on a Small Outline Transistor on the Silicon Die Crack Using Finite Element Method Hannah Erika R. Ducusin, Jennifer.J. Fabular, Richard
More informationUSING CAE TO EVALUATE A STRUCTURAL FOAM DESIGN FOR INCREASING ROOF STRENGTH
USING CAE TO EVALUATE A STRUCTURAL FOAM DESIGN FOR INCREASING ROOF STRENGTH Sameer Gupta Senior Engineer, Vehicle Structure Research, Honda R&D, Americas, Inc., 21001 State Route 739, Raymond, OH 43067-9705
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationTHE COUPLING EFFECT FROM THE ACTION OF MULTIPLE FACTORS ON THE COMPOSITE WALL WITH OUTER LIGHTWEIGHT INSULATING LAYER
www.arpapress.com/volumes/vol17issue3/ijrras_17_3_10.pdf THE COUPLING EFFECT FROM THE ACTION OF MULTIPLE FACTORS ON THE COMPOSITE WALL WITH OUTER LIGHTWEIGHT INSULATING LAYER Shengcai Li 1, Peng Cao 1
More informationA perfect finish for tankers dish ends
Stamping + hydroforming A perfect finish for tankers dish ends High quality finishes Stamping + hydroforming High quality finishes Stamping + hydroforming. In a constant search for a process that would
More information9. VACUUM TANK 9. VACUUM TANK
9. VACUUM TANK This system constitutes the external part of the solenoid cryostat. The vacuum tank, made of stainless steel, is cantilevered from the central ring of the barrel yoke. It houses and supports
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationDesign and Analysis of Single Plate Blast Resistant Door
Design and Analysis of Single Plate Blast Resistant Door Nilesh S. Aitavade 1, Dattatray N. Jadhav 2, Devidas R. Thorat 3 & Satish A. Ramavat 4 2 Department of Mechanical Engineering, Sardar Patel College
More informationJournal of Asian Scientific Research EVALUATION OF RECTANGULAR CONCRETE-FILLED STEEL-HOLLOW SECTION BEAM-COLUMNS
Journal of Asian Scientific Research journal homepage: http://www.aessweb.com/journals/5003 EVALUATION OF RECTANGULAR CONCRETE-FILLED STEEL-HOLLOW SECTION BEAM-COLUMNS Kamyar Bagherinejad 1 ---- Emad Hosseinpour
More informationEncapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )
Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong
More informationFEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking
Hisada et al.: FEM Analysis on Warpage and Stress at the Micro Joint (1/6) [Technical Paper] FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Takashi Hisada*, Yasuharu Yamada*,
More informationSeoul National University, San 56-1, Shillim-Dong, Kwanak-Gu, Seoul, Korea,
18 TH INTERNATIONAL CONFERENCE ON COMPOSITE MATERIALS DEVELOPMENT OF CFRP PRECISION GANTRY BEAMS FOR 11 TH GENERATION LCD PANEL MANUFACTURING B. Bhandari 1, G.Y. Lee 1, D.S. Choi 2, J.H. Kim 2 and S.H.
More informationPetroleum. Mechanical performance analysis of hollow cylindrical roller bearing of cone bit by FEM
Petroleum 1 (2015) 388e396 Contents lists available at ScienceDirect Petroleum homepage: www.keaipublishing.com/en/s/petlm Original article Mechanical performance analysis of hollow cylindrical bearing
More informationSherlock 4.0 and Printed Circuit Boards
Sherlock 4.0 and Printed Circuit Boards DfR Solutions January 22, 2015 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607 www.dfrsolutions.com
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationStructural Analysis and Optimized Design of Working Device. for Backhoe Hydraulic Excavator
The 14th IFToMM World Congress, Taipei, Taiwan, October 5-30, 015 DOI Number: 10.6567/IFToMM.14TH.WC.OS17.005 Structural Analysis and Optimized Design of Working Device for Backhoe Hydraulic Excavator
More informationAsia/Pacific Semiconductor Packaging and Assembly Facilities, 2002 (Executive Summary) Executive Summary
Asia/Pacific Semiconductor Packaging and Assembly Facilities, 2002 (Executive Summary) Executive Summary Publication Date: October 24, 2002 Author Philip Koh This document has been published to the following
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationTHERMAL ANALYSIS OF WELDING IN T-JOINT PLATES USING FINITE ELEMENT ANALYSIS
THERMAL ANALYSIS OF WELDING IN T-JOINT PLATES USING FINITE ELEMENT ANALYSIS Mr. K.KRISHNAMOORTHY 1, Mr.S.SHEIK SULAIMAN 2, Mr.R.KARTHIKEYAN. 3 Assistant Professor/Mechanical Engineering, Francis Xavier
More informationAustralian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai
More informationThe Failure Behavior of Composite Honeycomb Sandwich Structure with. Stringer Reinforcement and Interfacial Debonding
ICCM015, 14-17 th July, Auckland, NZ The Failure Behavior of Composite Honeycomb Sandwich Structure with Stringer Reinforcement and Interfacial Debonding *Ruixiang Bai 1, S.H. Bao ¹, X.Y. Liu, and X.H.
More informationFAILURE PREDICTION IN HONEYCOMB SANDWICH BEAMS UNDER LOW-VELOCITY IMPACT
18 TH INTERNATIONAL CONFERENCE ON COMPOSITE MATERIALS FAILURE PREDICTION IN HONEYCOMB SANDWICH BEAMS UNDER LOW-VELOCITY IMPACT I. Ivañez 1 *, C. Santiuste 1, E. Barbero 1, S. Sanchez-Saez 1 1 Department
More informationSTRESS -STRAIN ANALYSIS AND EXPERIMENTAL VERIFICATION OF THREE-ROLL PYRAMIDAL SHAPE CONFIGURATION ROLL BENDING MACHINE
STRESS -STRAIN ANALYSIS AND EXPERIMENTAL VERIFICATION OF THREE-ROLL PYRAMIDAL SHAPE CONFIGURATION ROLL BENDING MACHINE Mr. Pramod R. Walunj 1, B. Prof. Dr. A. D. Desai 2, C. Prof. A. B. Verma 3 1,2,3 Department
More informationNumerical Analysis of the Influence of Geometry of Ceramic Units (Blocks) on Structural Walls
Journal of Civil Engineering and Architecture 1 (216) 44-52 doi: 1.17265/1934-7359/216.1.5 D DAVID PUBLISHING Numerical Analysis of the Influence of Geometry of Ceramic Units (Blocks) on Structural Walls
More informationEXPERIMENTAL STUDY ON LOAD CAPACITIES OF ISOLATED HEAVY-DUTY SCAFFOLDS USED IN CONSTRUCTION
Advanced Steel Construction Vol. 10, No. 3, pp. 248-273 (2014) 248 EXPERIMENTAL STUDY ON LOAD CAPACITIES OF ISOLATED HEAVY-DUTY SCAFFOLDS USED IN CONSTRUCTION Jui-Lin Peng 1,*, Chung-Ming Ho 2, Chenyu
More informationField Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles
Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles Min Pei 1, Xuejun Fan 2 and Pardeep K. Bhatti 2 1 Georgia Tech, 801 Ferst Dr. NW, Atlanta,
More informationSimplified Finite Element Modelling of Multi-storey Buildings: The Use of Equivalent Cubes
Electronic Journal of Structural Engineering (8) 28 Simplified Finite Element ling of Multi-storey Buildings: The Use of Equivalent Cubes B. Li, C. F. Duffield & G. L. Hutchinson University of Melbourne,
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationALTIUMLIVE 2018: FLEX: SOMETHING NEW FOR EVERYONE
ALTIUMLIVE 2018: FLEX: SOMETHING NEW FOR EVERYONE Tara Dunn Omni PCB President San Diego October 5, 2018 Applications That Span Technology Today s Discussion: 1. Basic processing steps for both subtractive
More informationSTATIC STRUCTURAL ANALYSIS OF 3 AXIS CNC MACHINE TABLE USING FINITE ELEMENT ANALYSIS
STATIC STRUCTURAL ANALYSIS OF 3 AXIS CNC MACHINE TABLE USING FINITE ELEMENT ANALYSIS Parag R. Bhingardeve 1, Rajani T. More 2, Sujit S. Malgave 3 1,2 Student, Department of Mechanical Engineering, AITRC,
More informationThermal Compensation and Fuzzy Control for Developing a High-Precision Optical Lens Mold
Journal of Mechanics Engineering and Automation 8 (2018) 189-197 doi: 10.17265/2159-5275/2018.05.001 D DAVID PUBLISHING Thermal Compensation and Fuzzy Control for Developing a High-Precision Optical Lens
More informationAssembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability
Assembly Challenges in Developing 3D IC Package with Ultra High Yield and High Reliability Raghunandan Chaware, Ganesh Hariharan, Jeff Lin, Inderjit Singh, Glenn O Rourke, Kenny Ng, S. Y. Pai Xilinx Inc.
More information